

Exhibit 2

US009703750B2

(12) **United States Patent**
Chu

(10) **Patent No.:** **US 9,703,750 B2**

(45) **Date of Patent:** ***Jul. 11, 2017**

(54) **COMPUTER SYSTEM INCLUDING CPU OR PERIPHERAL BRIDGE DIRECTLY CONNECTED TO A LOW VOLTAGE DIFFERENTIAL SIGNAL CHANNEL THAT COMMUNICATES SERIAL BITS OF A PERIPHERAL COMPONENT INTERCONNECT BUS TRANSACTION IN OPPOSITE DIRECTIONS**

(58) **Field of Classification Search**

USPC 710/300–317, 62–64, 72–74;
709/214–219, 226–227; 714/43–44, 11,
(Continued)

(56) **References Cited**

U.S. PATENT DOCUMENTS

(71) Applicant: **Acqis LLC**, McKinney, TX (US)

3,996,585 A 12/1976 Hogan et al.

4,141,068 A 2/1979 Mager et al.

(Continued)

(72) Inventor: **William W. Y. Chu**, Los Altos, CA (US)

FOREIGN PATENT DOCUMENTS

(73) Assignee: **Acqis LLC**, McKinney, TX (US)

EP 0722138 A1 7/1996

JP 6-289953 10/1994

(Continued)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 275 days.

This patent is subject to a terminal disclaimer.

OTHER PUBLICATIONS

Boosten, "Transmission Overhead and Optimal Packet Size", Mar. 11, 1998, printed on: Jan. 28, 2011, 2 pgs.

(Continued)

(21) Appl. No.: **14/511,093**

(22) Filed: **Oct. 9, 2014**

(65) **Prior Publication Data**

US 2015/0026373 A1 Jan. 22, 2015

Related U.S. Application Data

(63) Continuation of application No. 14/209,922, filed on Mar. 13, 2014, now Pat. No. 9,529,768, which is a (Continued)

(51) **Int. Cl.**

G06F 13/20 (2006.01)

G06F 13/42 (2006.01)

(Continued)

(52) **U.S. Cl.**

CPC **G06F 13/4282** (2013.01); **G06F 1/08** (2013.01); **G06F 1/12** (2013.01); **G06F 1/1632** (2013.01);

(Continued)


Primary Examiner — Raymond Phan

(74) *Attorney, Agent, or Firm* — Cooley LLP

(57) **ABSTRACT**

A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.

51 Claims, 35 Drawing Sheets



US 9,703,750 B2

Page 2

Related U.S. Application Data

- continuation of application No. 13/744,287, filed on Jan. 17, 2013, now Pat. No. 8,756,359, which is a continuation of application No. 13/649,084, filed on Oct. 10, 2012, now Pat. No. 8,977,797, which is a continuation of application No. 13/560,924, filed on Jul. 27, 2012, now Pat. No. 8,626,977, which is a continuation of application No. 13/087,912, filed on Apr. 15, 2011, now Pat. No. 8,234,436, which is a continuation of application No. 12/504,534, filed on Jul. 16, 2009, now Pat. No. 8,041,873, which is a continuation of application No. 12/077,503, filed on Mar. 18, 2008, now Pat. No. 7,676,624, which is a continuation of application No. 11/166,656, filed on Jun. 24, 2005, now Pat. No. 7,376,779, which is a continuation of application No. 11/097,694, filed on Mar. 31, 2005, now Pat. No. 7,363,415, which is a continuation of application No. 10/772,214, filed on Feb. 3, 2004, now Pat. No. 7,099,981, which is a continuation of application No. 09/569,758, filed on May 12, 2000, now Pat. No. 6,718,415.
- (60) Provisional application No. 60/134,122, filed on May 14, 1999.
- (51) **Int. Cl.**
G06F 13/40 (2006.01)
G06F 1/16 (2006.01)
G06F 1/12 (2006.01)
G06F 13/38 (2006.01)
G06F 1/08 (2006.01)
G06F 13/10 (2006.01)
- (52) **U.S. Cl.**
CPC **G06F 13/102** (2013.01); **G06F 13/20** (2013.01); **G06F 13/385** (2013.01); **G06F 13/409** (2013.01); **G06F 13/4027** (2013.01); **G06F 13/4068** (2013.01); **G06F 13/42** (2013.01); **G06F 13/4221** (2013.01); **Y02B 60/1228** (2013.01); **Y02B 60/1235** (2013.01)
- (58) **Field of Classification Search**
USPC 714/13
See application file for complete search history.

References Cited

U.S. PATENT DOCUMENTS

- | | | | | | |
|-------------|---------|-------------------|-------------|---------|------------------------|
| 4,228,496 A | 10/1980 | Katzman et al. | 5,251,097 A | 10/1993 | Simmons et al. |
| 4,453,215 A | 6/1984 | Reid | 5,278,509 A | 1/1994 | Haynes et al. |
| 4,570,220 A | 2/1986 | Tetrick et al. | 5,278,730 A | 1/1994 | Kikinis |
| 4,615,039 A | 9/1986 | Li | 5,282,247 A | 1/1994 | McLean et al. |
| 4,623,964 A | 11/1986 | Getz et al. | 5,293,497 A | 3/1994 | Free |
| 4,670,837 A | 6/1987 | Sheets | 5,311,397 A | 5/1994 | Harshberger et al. |
| 4,680,674 A | 7/1987 | Moore | 5,317,441 A | 5/1994 | Sidman |
| 4,700,362 A | 10/1987 | Todd et al. | 5,317,477 A | 5/1994 | Gillett |
| 4,760,276 A | 7/1988 | Lethellier | 5,319,771 A | 6/1994 | Takeda |
| 4,769,764 A | 9/1988 | Levanon | 5,325,517 A | 6/1994 | Baker et al. |
| 4,791,524 A | 12/1988 | Teigen et al. | 5,331,509 A | 7/1994 | Kikinis |
| 4,799,258 A | 1/1989 | Davies | 5,339,408 A | 8/1994 | Bruckert et al. |
| 4,872,091 A | 10/1989 | Maniwa et al. | 5,355,391 A | 10/1994 | Horowitz et al. |
| 4,890,282 A | 12/1989 | Lambert et al. | 5,428,806 A | 6/1995 | Pocrass |
| 4,918,572 A | 4/1990 | Tarver et al. | 5,430,607 A | 7/1995 | Smith |
| 4,939,735 A | 7/1990 | Fredericks et al. | 5,432,939 A | 7/1995 | Blackledge, Jr. et al. |
| 5,056,141 A | 10/1991 | Dyke | 5,436,857 A | 7/1995 | Nelson et al. |
| 5,086,499 A | 2/1992 | Mutone | 5,436,902 A | 7/1995 | McNamara et al. |
| 5,103,446 A | 4/1992 | Fischer | 5,463,742 A | 10/1995 | Kobayashi |
| 5,187,645 A | 2/1993 | Spalding et al. | 5,485,488 A | 1/1996 | Van Brunt et al. |
| 5,191,581 A | 3/1993 | Woodbury et al. | 5,519,843 A | 5/1996 | Moran et al. |
| 5,198,806 A | 3/1993 | Lord | 5,533,125 A | 7/1996 | Bensimon et al. |
| 5,227,957 A | 7/1993 | Deters | 5,537,544 A | 7/1996 | Morisawa et al. |
| | | | 5,539,616 A | 7/1996 | Kikinis |
| | | | 5,546,463 A | 8/1996 | Caputo et al. |
| | | | 5,550,710 A | 8/1996 | Rahamim et al. |
| | | | 5,550,861 A | 8/1996 | Chan et al. |
| | | | 5,552,776 A | 9/1996 | Wade et al. |
| | | | 5,572,441 A | 11/1996 | Boie |
| | | | 5,577,205 A | 11/1996 | Hwang et al. |
| | | | 5,578,940 A | 11/1996 | Dillon et al. |
| | | | 5,588,850 A | 12/1996 | Pan et al. |
| | | | 5,590,377 A | 12/1996 | Smith |
| | | | 5,600,800 A | 2/1997 | Kikinis et al. |
| | | | 5,603,044 A | 2/1997 | Annapareddy et al. |
| | | | 5,606,717 A | 2/1997 | Farmwald et al. |
| | | | 5,608,608 A | 3/1997 | Flint et al. |
| | | | 5,623,637 A | 4/1997 | Jones et al. |
| | | | 5,630,057 A | 5/1997 | Hait |
| | | | 5,638,521 A | 6/1997 | Buchala et al. |
| | | | 5,640,302 A | 6/1997 | Kikinis |
| | | | 5,648,762 A | 7/1997 | Ichimura et al. |
| | | | 5,659,773 A | 8/1997 | Huynh et al. |
| | | | 5,663,661 A | 9/1997 | Dillon et al. |
| | | | 5,673,172 A | 9/1997 | Hastings et al. |
| | | | 5,673,174 A | 9/1997 | Hamirani |
| | | | 5,680,126 A | 10/1997 | Kikinis |
| | | | 5,680,536 A | 10/1997 | Tyuluman |
| | | | 5,689,654 A | 11/1997 | Kikinis et al. |
| | | | 5,708,840 A | 1/1998 | Kikinis et al. |
| | | | 5,721,837 A | 2/1998 | Kikinis et al. |
| | | | 5,721,842 A | 2/1998 | Beasley et al. |
| | | | 5,724,591 A | 3/1998 | Hara et al. |
| | | | 5,737,194 A | 4/1998 | Hopkins et al. |
| | | | 5,737,524 A | 4/1998 | Cohen et al. |
| | | | 5,742,840 A | 4/1998 | Hansen et al. |
| | | | 5,745,733 A | 4/1998 | Robinson |
| | | | 5,751,711 A | 5/1998 | Sakaue |
| | | | 5,751,950 A | 5/1998 | Crisan |
| | | | 5,752,080 A | 5/1998 | Ryan |
| | | | 5,764,924 A | 6/1998 | Hong |
| | | | 5,774,703 A | 6/1998 | Weiss et al. |
| | | | 5,774,704 A | 6/1998 | Williams |
| | | | 5,787,259 A | 7/1998 | Haroun et al. |
| | | | 5,795,228 A | 8/1998 | Trumbull et al. |
| | | | 5,802,391 A | 9/1998 | Hwang |
| | | | 5,805,903 A | 9/1998 | Elkhoury |
| | | | 5,809,262 A | 9/1998 | Potter |
| | | | 5,809,538 A | 9/1998 | Pollmann et al. |
| | | | 5,815,681 A | 9/1998 | Kikinis |
| | | | 5,819,050 A | 10/1998 | Boehling et al. |
| | | | 5,819,053 A | 10/1998 | Goodrum et al. |
| | | | 5,822,571 A | 10/1998 | Goodrum et al. |
| | | | 5,826,048 A | 10/1998 | Dempsey et al. |
| | | | 5,838,932 A | 11/1998 | Alzien |
| | | | 5,848,249 A | 12/1998 | Garbus et al. |
| | | | 5,857,085 A | 1/1999 | Zhang et al. |
| | | | 5,859,669 A | 1/1999 | Prentice |
| | | | 5,862,350 A | 1/1999 | Coulson |

US 9,703,750 B2

Page 3

(56)	References Cited			6,303,875 B1 *	10/2001	Hata	H01L 23/49838 174/260
	U.S. PATENT DOCUMENTS			6,304,895 B1	10/2001	Schneider et al.	
				6,311,268 B1	10/2001	Chu	
5,862,381 A	1/1999	Advani et al.		6,311,287 B1	10/2001	Dischler et al.	
5,878,211 A	3/1999	Delagrange et al.		6,314,522 B1	11/2001	Chu	
5,884,049 A	3/1999	Atkinson		6,317,329 B1	11/2001	Dowdy et al.	
5,884,053 A	3/1999	Clouser et al.		6,321,277 B1	11/2001	Andresen et al.	
5,907,566 A	5/1999	Benson et al.		6,321,335 B1	11/2001	Chu	
5,909,559 A	6/1999	So		6,324,605 B1	11/2001	Rafferty et al.	
5,930,110 A	7/1999	Nishigaki et al.		6,325,636 B1	12/2001	Hipp et al.	
5,933,609 A	8/1999	Walker et al.		6,332,180 B1	12/2001	Kauffman et al.	
5,935,226 A	8/1999	Klein		6,345,330 B2	2/2002	Chu	
5,941,965 A	8/1999	Moroz et al.		6,356,968 B1	3/2002	Kishon	
5,941,968 A	8/1999	Mergard et al.		6,366,951 B1	4/2002	Schmidt	
5,948,047 A	9/1999	Jenkins et al.		6,378,009 B1	4/2002	Pinkston, II et al.	
5,960,213 A	9/1999	Wilson		6,381,602 B1	4/2002	Shoroff et al.	
5,961,623 A	10/1999	James et al.		6,393,561 B1	5/2002	Hagiwara et al.	
5,965,957 A	10/1999	Bourgeois		6,401,124 B1	6/2002	Yang et al.	
5,968,144 A	10/1999	Walker et al.		6,411,506 B1	6/2002	Hipp et al.	
5,971,804 A	10/1999	Gallagher et al.		6,425,033 B1	7/2002	Conway et al.	
5,974,486 A	10/1999	Siddappa		6,430,000 B1	8/2002	Rent	
5,977,989 A	11/1999	Lee et al.		6,452,789 B1	9/2002	Pallotti et al.	
5,978,821 A	11/1999	Freeny		6,452,790 B1	9/2002	Chu	
5,978,919 A	11/1999	Doi et al.		6,453,344 B1	9/2002	Ellsworth et al.	
5,982,363 A	11/1999	Naiff		6,460,106 B1	10/2002	Stufflebeam	
5,982,614 A	11/1999	Reid		6,477,593 B1	11/2002	Khosrowpour et al.	
5,987,543 A	11/1999	Smith		6,487,614 B2	11/2002	Nobutani et al.	
5,991,163 A	11/1999	Marconi et al.		6,496,361 B2	12/2002	Kim et al.	
5,991,833 A	11/1999	Wandler et al.		6,498,361 B1	12/2002	Osann, Jr.	
5,991,844 A	11/1999	Khosrowpour		6,549,966 B1	4/2003	Dickens et al.	
5,999,476 A	12/1999	Dutton et al.		6,564,274 B1	5/2003	Heath et al.	
5,999,952 A	12/1999	Jenkins et al.		6,567,877 B1	5/2003	Hassan et al.	
6,002,442 A	12/1999	Li et al.		6,570,561 B1	5/2003	Boesch et al.	
6,003,105 A	12/1999	Vicard et al.		6,578,103 B1	6/2003	Hill et al.	
6,006,243 A	12/1999	Karidis		6,581,125 B1	6/2003	Lange et al.	
6,009,488 A	12/1999	Kavipurapu		6,643,777 B1	11/2003	Chu	
6,011,546 A	1/2000	Bertram		6,664,377 B1	12/2003	Xu	
6,012,145 A	1/2000	Mathers et al.		6,715,100 B1	3/2004	Hwang	
6,016,252 A	1/2000	Pignolet et al.		6,718,415 B1	4/2004	Chu	
6,025,989 A	2/2000	Ayd et al.		6,725,317 B1	4/2004	Bouchier et al.	
6,028,643 A	2/2000	Jordan et al.		6,742,068 B2	5/2004	Gallagher et al.	
6,029,183 A	2/2000	Jenkins et al.		6,747,878 B1	6/2004	Hipp et al.	
6,038,621 A	3/2000	Gale et al.		6,757,748 B1	6/2004	Hipp	
6,040,792 A	3/2000	Watson et al.		6,900,847 B1	5/2005	Agneta et al.	
6,046,571 A	4/2000	Bovio et al.		6,948,047 B2	9/2005	Maruska et al.	
6,049,823 A	4/2000	Hwang		6,985,967 B1	1/2006	Hipp	
6,052,513 A	4/2000	MacLaren		7,017,001 B2	3/2006	Hill et al.	
6,069,615 A	5/2000	Abraham et al.		7,020,735 B2	3/2006	Kikinis	
6,070,211 A	5/2000	Neal et al.		7,082,160 B2	7/2006	Chu	
6,070,214 A	5/2000	Ahern		7,099,981 B2	8/2006	Chu	
6,078,503 A	6/2000	Gallagher et al.		7,123,660 B2	10/2006	Haq et al.	
6,088,224 A	7/2000	Gallagher et al.		7,146,446 B2	12/2006	Chu	
6,088,620 A	7/2000	Ninomiya et al.		7,243,173 B2	7/2007	Campbell	
6,088,752 A	7/2000	Ahern		7,266,661 B2	9/2007	Walmsley	
6,091,737 A	7/2000	Hong et al.		7,328,297 B2	2/2008	Chu	
6,104,921 A	8/2000	Cosley et al.		7,363,415 B2	4/2008	Chu	
6,145,085 A	11/2000	Tran et al.		7,363,416 B2	4/2008	Chu	
6,148,357 A	11/2000	Gulick		7,376,779 B2	5/2008	Chu	
6,157,534 A	12/2000	Gallagher et al.		7,480,303 B1	1/2009	Ngai	
6,161,157 A	12/2000	Tripathi		RE41,076 E	1/2010	Chu	
6,161,524 A	12/2000	Akbarian et al.		RE41,092 E	1/2010	Chu	
6,163,464 A	12/2000	Ishibashi et al.		7,676,624 B2	3/2010	Chu	
6,175,490 B1	1/2001	Papa et al.		RE41,294 E	4/2010	Chu	
6,179,489 B1	1/2001	So et al.		7,783,818 B1	8/2010	Sardella et al.	
6,188,602 B1	2/2001	Alexander et al.		7,818,487 B2	10/2010	Chu	
6,199,134 B1	3/2001	Deschepper et al.		7,822,895 B1	10/2010	Sardella et al.	
6,202,115 B1	3/2001	Khosrowpour		RE41,961 E	11/2010	Chu	
6,202,169 B1	3/2001	Razzaghe-Ashrafi et al.		RE42,814 E	10/2011	Chu	
6,208,522 B1	3/2001	Manweiler et al.		8,041,873 B2	10/2011	Chu	
6,216,185 B1	4/2001	Chu		RE42,984 E	11/2011	Chu	
6,226,700 B1	5/2001	Wandler et al.		RE43,119 E	1/2012	Chu	
6,256,689 B1	7/2001	Khosrowpour		8,090,971 B2	1/2012	Sarmiento	
6,256,691 B1	7/2001	Moroz et al.		RE43,171 E	2/2012	Chu	
6,260,155 B1	7/2001	Dellacona		8,230,145 B2	7/2012	Bresniker	
6,266,539 B1	7/2001	Pardo		8,234,436 B2	7/2012	Chu	
6,289,376 B1	9/2001	Taylor et al.		RE43,602 E	8/2012	Chu	
6,297,955 B1	10/2001	Frank, Jr. et al.		RE44,468 E	8/2013	Chu	
6,301,637 B1	10/2001	Krull et al.					

US 9,703,750 B2

Page 4

(56)

References Cited

U.S. PATENT DOCUMENTS

8,626,977	B2 *	1/2014	Chu	G06F 1/12 710/313
8,671,153	B1	3/2014	Chu	
8,739,179	B2	5/2014	Tripathi	
RE44,933	E	6/2014	Chu	
8,756,359	B2	6/2014	Chu	
8,977,797	B2	3/2015	Chu	
9,148,155	B1 *	9/2015	Aggarwal	H03L 7/06
2001/0011312	A1	8/2001	Chu	
2004/0177200	A1	9/2004	Chu	
2004/0268015	A1	12/2004	Petty et al.	
2005/0174729	A1	8/2005	Chu	
2005/0182882	A1	8/2005	Chu	
2005/0195575	A1	9/2005	Chu	
2005/0204083	A1	9/2005	Chu	
2005/0246469	A1	11/2005	Chu	
2006/0265361	A1	11/2006	Chu	
2008/0244149	A1	10/2008	Chu	
2009/0083813	A1	3/2009	Dolce et al.	
2009/0157858	A1	6/2009	Bolan et al.	
2009/0157939	A1	6/2009	Chu	
2009/0164684	A1	6/2009	Atherton et al.	
2009/0268390	A1	10/2009	King et al.	
2009/0292854	A1	11/2009	Khoo	
2010/0082874	A1	4/2010	Baba et al.	
2010/0167557	A1	7/2010	Hoang	
2010/0174844	A1	7/2010	Chu	
2011/0007473	A1	1/2011	Franz et al.	
2011/0145618	A1	6/2011	Andresen et al.	
2011/0208893	A1	8/2011	Chu	
2012/0072633	A1	3/2012	Elboim	
2013/0013957	A1	1/2013	Armstrong et al.	
2013/0024596	A1	1/2013	Chu	
2013/0097352	A1	4/2013	Chu	
2013/0198430	A1	8/2013	Chu	
2013/0346665	A1	12/2013	Freking et al.	
2014/0059266	A1	2/2014	Ben-Michael et al.	
2014/0195713	A1	7/2014	Chu	
2015/0039871	A1	2/2015	Shetty et al.	
2016/0179744	A1	6/2016	Chu	

FOREIGN PATENT DOCUMENTS

JP	6-289956	10/1994
JP	7-64672	3/1995
JP	7-84675	3/1995
WO	WO 92/18924	10/1992
WO	WO 94/00970	1/1994
WO	WO 95/13640	5/1995
WO	WO 97/00481	1/1997
WO	WO 97/05618	2/1997

OTHER PUBLICATIONS

8260 ATM Product Architecture, IBM International Technical Support Organization, Raleigh Center, Sep. 1997, First Edition, International Business Machines Corporation, 220 pages.

8265 Nways ATM Switch, Product Description, Sep. 1998, Fifth Edition, International Business Machines Corporation, 141 pages.

Origin2000 Rackmount Owner's Guide, Document No. 007-3456-003, 1997, Silicon Graphics, Inc., 146 pages.

QuantumNet, Inc., QuantumNet Product Overview [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19971011194003/www.quantumnet.com/products.htm>>, 1 page.

QuantumNet, Inc., QuantumNet: The Next Generation Computing and Networking Environment [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19971011194123/www.quantumnet.com/qnetovw.htm>>, 7 pages.

QuantumNet, Inc., QuantumNet 6500 Processor Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet:

<URL: <http://web.archive.org/web/19971011194317/www.quantumnet.com/ds6500.htm>>, 4 pages.

QuantumNet, Inc., QuantumServer Chassis [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19971011194309/www.quantumnet.com/dsq6000.htm>>, 3 pages.

Cubix Corporation, White Paper: Benefits of High-Density Servers [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970716204215/www.cubix.com/corporate/whitepaper/densit.htm>>, 6 pages.

Cubix Corporation, Datasheet: Single-Board Computers with Pentium Processors [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970716204717/www.cubix.com/corporate/data/bcp5t.htm>>, 5 pages.

Cubix Corporation, Datasheet: ERS/FT II Server Chassis [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970716204623/www.cubix.com/corporate/data/ersft2.htm>>, 3 pages.

Cubix Corporation, Cubix ERS/FT II Systems [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19980124213320/www.cubix.com/support/steps/ers-ft2/intro.htm>>, 5 pages.

Cubix Corporation, Cubix Product Catalog, Summer 1995, 56 pages.

Cubix Corporation, BC Series, Processor Boards Installation Guide, DOC 800A, Aug. 1994, 149 pages.

Cubix Corporation, ERS/FT II—Enhanced Resource Subsystem/Fault Tolerant II, Nov. 1994, 4 pages.

Cubix Corporation, Density Series Plug-In Servers, Plug-In Computers for Managed Server Farms, Sep. 15, 1998, 2 pages.

Cubix Corporation, Cubix Pentium II Plug-In Computers for Density Series Systems, Sep. 15, 1998, 1 page.

Cubix Corporation, Density Series Multi-Server Systems, Sep. 10, 1999, 4 pages.

Compaq Computer Corporation, White Paper, "Order and Configuration Guide for Compaq ProLiant Cluster Series F Model 100," Sep. 1998, pp. 1-8.

Compaq Computer Corporation, QuickSpecs, Compaq ProLiant Cluster Series F Model 100, (undated), pp. 8-36 to 8-37.

Compaq Computer Corporation, Compaq Performance Brief, ProLiant 1600 ServerBench Performance Summary, Aug. 1998, pp. 1-7.

Compaq Computer Corporation, Compaq ActiveAnswers Installation Guide, Installation and Configuration Guide for Linux and Apache Web Server on Compaq Prosignia and ProLiant Servers, May 1999, pp. 1-40.

Compaq Computer Corporation, Compaq White Paper, "Microsoft Internet Information Server 4.0 on the Compaq ProLiant 6500," Aug. 1998, pp. 1-14.

Compaq Computer Corporation, Compaq White Paper, "Accelerating Financial Spreadsheet Simulations with Workstation Clusters," Oct. 1998, pp. 1-14.

Compaq Computer Corporation, ProLiant 6500-PDC/01000 C/S with 4 ProLiant 1850R, TPC-C Rev. 3.4, Report Date: Dec. 22, 1998, pp. 1-3.

Black Box Corporation, Black Box Network Services, Black Box ServSwitch Duo, Jul. 1998, 52 pages.

Compaq Computer Corporation, Compaq White Paper, "ServerNet—A High Bandwidth, Low Latency Cluster Interconnection," Sep. 1998, pp. 1-9.

JL ChatCom, Inc.—Web Site, JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], 1996 [retrieved on Dec. 2, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104221841/http://www.jlchatcom.com/>>, 1 page.

JL ChatCom, Inc.—Scaleable Application and Communication Servers, "ChatCom, Inc. Announces Complete Line of Scaleable Application and Communication Servers," Aug. 30, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104221932/www.jlchatcom.com/cpofrel.htm>>, 4 pages.

US 9,703,750 B2

Page 5

(56)

References Cited

OTHER PUBLICATIONS

- JL ChatCom, Inc.—Highly Adaptable Intranet and Web Servers, “ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers,” Sep. 3, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104221941/www.jlchatcom.com/chat4int.htm>>, 2 pages.
- JL ChatCom, Inc., “ChatPower Plus,” 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104222122/www.jlchatcom.com/chatplus.htm>>, 3 pages.
- JL ChatCom, Inc., “ChatterBox ChatPower Plus,” (undated) [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104222556/www.jlchatcom.com/ccp.1.gif>>, 1 page.
- JL ChatCom, Inc., “ChatExpress PB5 Series P166 Pentium PCI/ISA CPU Card,” 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104222157/www.jlchatcom.com/chatp599.htm>>, 2 pages.
- JL ChatCom, Inc., “ChatExpress—2 Slot,” [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104222644/www.jlchatcom.com/exp2ill.gif>>, 1 page.
- Ziatech Corporation, Ketris 9000, Aug. 1, 2000, 4 pages.
- Ziatech Corporation, Ketris 9000 System Hardware Manual, 2000, 46 pages.
- Ziatech Corporation, Ketris Server Blade Hardware Manual, 2000, pp. 1-60.
- Ziatech Corporation, Ketris Media Blade Hardware Manual, 2000, pp. 1-17.
- Ziatech Corporation, Ketris Manager Software Manual, 2000, pp. 1-28.
- Ziatech Corporation, Ketris System Management Overview, Jun. 22, 2000, 4 pages.
- Intel Corporation, Intel 82559 Fast Ethernet Multifunction PCI/Carbide Controller, Networking Silicon, Preview Datasheet, Jan. 1999, 56 pages.
- Ziatech Corporation, STD 32 Star System Multiprocessing Computer System, 1998, 6 pages.
- Ziatech Corporation, ZT 8907 Single Board Computer with IntelDX4 Microprocessor, 1998, 4 pages.
- Ziatech Corporation, ZT 8908 Single Board Computer with Pentium Processor or AMD-K6, 1998, 6 pages.
- Ziatech Corporation, System Designer’s Guide, Expanding STD Bus Performance Through Multiprocessing, Apr. 1996, 6 pages.
- Ziatech Corporation, System Designer’s Guide, Hot Swap Capability on STD 32 Computers, Jan. 1996, 6 pages.
- Ziatech Corporation, STD 32 zVID2 Local Bus Super VGA/FPD Adapter, Apr. 1996, 2 pages.
- Wolfpack or Microsoft Cluster Services on STAR System, (undated), 3 pages.
- Ziatech Corporation, Ziatech Industrial BIOS for CompactPCI and STD 32 Systems, Software Manual for Industrial BIOS Version 4.7, Jul. 27, 1998, 134 pages.
- Ziatech Corporation, “New STD 32 Fault Tolerant Computer Provides Modular Platform for ‘Non-Stop’ Applications,” Feb. 5, 1996, 2 pages.
- Network Engines, Inc., P6000EXP Fault-tolerant Load-Balanced Cluster Server, Sep. 1997, 3 pages.
- Network Engines, Inc., Network Engines ClusterDirector User’s Manual, Jun. 1998, 32 pages.
- Eversys Corporation, System 8000 Consolidated Network Server Product Brief, (undated), 2 pages.
- Eversys Corporation, System 8000 Consolidated Server, (undated), [retrieved on Nov. 9, 2009], Retrieved from C: drive <path: file://C:\Documents and Settings\Daniel\M Documents\Eversys\Eversys Web Site Master . . .>, 6 pages.
- Eversys Corporation, System 8000 Consolidated Server Presentation, (undated), 23 pages.
- Eversys Corporation, System 8000 Consolidated Network Server, Pentium II Processor Module User’s Guide for Module version P2D-BXT, Jan. 1998, 49 pages.
- Eversys Corporation, EVERSIS System 8000 Peripheral Sharing Switch (PSS) User’s Guide, 1st Edition—Jun. 1997, 2nd Edition—Jan. 1998, 17 pages.
- Eversys Corporation, WebView 8000 version 1.1 User’s Guide, Web-Based Management Software for the EVERSIS System 8000 Consolidated Server, Revision A-Nov. 1998, Revision B-Dec. 1998, 56 pages.
- Eversys Corporation, S8000 Single Module Body Assembly, Oct. 9, 1998, 9 pages.
- Eversys CAPserver Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19961104093115/www.eversys.com/CAPbrief.htm>>, 10 pages.
- Eversys CAPcard 9500/sa Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19961104093144/www.eversys.com/cc95sa_Brief.htm>, 3 pages.
- Evergreen Systems, Inc., “CAPserver, The Communication/Application server for local area networks,” Product Guide, (undated), 18 pages.
- Phillips, J., “9800 Disk Card Design Specification,” May 26, 1998, White Cross Systems Limited, pp. 1-44.
- Phillips, J., “9800 Disk Card Layout Specification,” Apr. 6, 1998, White Cross Systems Limited, pp. 1-22.
- Feakes, L., “Disk Connector Card Functional Requirement Specification,” Jan. 14, 1998, White Cross Systems Limited, pp. 1-4.
- Feakes, L., “Disk Connector Card Layout Specification,” Jan. 14, 1998, White Cross Systems Limited, pp. 1-6.
- White Cross Systems Limited, WhiteCross Data Exploration Configuration and Maintenance Manual, Jul. 2000, 354 pages.
- White Cross Systems Limited, WhiteCross Data Exploration, White Paper: R&D 99Q3-01, “WXDES-Technical Information,” Sep. 3, 1999, pp. 1-38.
- White Cross Systems Limited, WhiteCross Configuration & Maintenance Manual, Nov. 2002, Version 5.2, 305 pages.
- Burrow, M., WhiteCross Data Exploration, “A Technical Overview of the WXDES/9800,” Mar. 2, 1999, Revision 2.00, White Cross Systems Limited, pp. 1-90.
- White Cross Systems Limited, WhiteCross WX/DES Hardware Maintenance, 2000, pp. 1-72.
- White Cross Systems Limited, WhiteCross WX/DES Technical Overview, 2000, pp. 1-211.
- Burrow, M., WhiteCross Data Exploration, “A Technical Overview of the WXDES/9800,” Apr. 22, 1999, White Cross Systems Limited, 222 pages.
- Khan, M. F., “Ethernet Switch Card Design Specification,” Mar. 8, 2001, White Cross Systems Limited, pp. 1-32.
- Khan, M. F., “Ethernet Switch Card Layout Specifications,” Mar. 8, 2001, pp. 1-31.
- Smith, B., Processor Backplane Functional Requirement Specification, Jul. 31, 1997, White Cross Systems Limited, pp. 1-11.
- Smith, B., “Processor Backplane Design Specification,” Feb. 3, 1998, White Cross Systems Limited, pp. 1-16.
- Smith, B., “Processor Backplane Layout Specification,” Nov. 12, 1997, White Cross Systems Limited, pp. 1-7.
- Phillips, J., “9800 Processor Card Design Specification,” Feb. 25, 1998, White Cross Systems Limited, pp. 1-41.
- Phillips, J., “9800 Processor Card Layout Specification,” Sep. 29, 1997, White Cross Systems Limited, pp. 1-13.
- Miastkowski, S. (Editor), “A Whale of a System,” BYTE, Aug. 1991, 4 pages, vol. 16, No. 8.
- Advanced Micro Devices, Inc., “AMD-K6-III Processor Data Sheet,” 21918B/0, Oct. 1999, 326 pages.

US 9,703,750 B2

Page 6

(56)

References Cited

OTHER PUBLICATIONS

Black Box Corporation, "Black Box Serve Switch Duo," Black Box Network Services Manual, Jul. 1998, 52 pages.

Cisco Systems, Inc., "Cisco AS5800 Universal Access Server Dial Shelf Controller Card Installation and Replacement," Doc. No. 78/4653-02, 1997, 28 pages.

Digital Equipment Corporation, "Digital AlphaServer 4000 and 4100 systems," [Brochure], 1998, 4 pages.

Engineering Department Electronic Industries Association (EIA), "Electrical Characteristics of Balanced Voltage Digital Interface Circuits," EIA Standard, EIA-422-A, Dec. 1978, 20 pages.

EIA-485—Not uploaded—Get from Defendants.

Telecommunications Industries Association, "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits," TIA/EIA Standard, TIA/EIA-644, Mar. 1996, 42 pages.

Huq, S. et al., "An Overview of LVDS Technology," Application Note 971, Jul. 1998, 6 pages.

Eversys, "CAPserver Product Brief" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19961104093115/www.eversys.com/CAPbrief.htm>>, 10 pages.

Eversys, "CAPcard 9500/sa Product Brief," [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: http://web.archive.org/web/19961104093144/www.eversys.com/cc95sa_Brief.htm>, 3 pages.

Accton Technology Corporation, "Gigabit Ethernet PCI Adapter," Cheetah Gigabit Adapter (EN1407-SX), [Brochure], 1999, 2 pages.

Hewlett Packard, Gigabit Ethernet Transceiver Chip, Preliminary Technical Data, [online], May 1997, HDMP-1636 Transceiver and HDMP-1646 Transceiver, Retrieved from the Internet: <URL: www.datasheetcatalog.com>, pp. 711-725.

Grow, R. et al., "Gigabit Media Independent Interface Proposal," Nov. 11, 1996, IEEE 802.3Z, Vancouver, 22 pages.

Part 3: Carrier sense multiple access with collision detertion (CSMA/CD) access method and physical layer specifications, IEEE Standard 802.3z, The Institute of Electrical and Electronics Engineers, Inc., Jul. 1998.

KTI Networks, Inc., "Installation Guide 10/100 Dual-speed Fast Ethernet PCI Adapters," Doc.990420-KF230TX/2-K, P/N: 750-0124-001, 1999, 24 pages.

Intel, "21143 PCI/CardBus 10/100 Mb/s Ethernet LAN Controller, Brief Datasheet," Order No. 278072-001, Oct. 1998, 8 pages.

Intel, "82559 Fast Ethernet* Multifunction PCI/Cardbus Controller, Networking Silicon, Preview Datasheet," Document No. 738259-001, Revision 1.0, Jan. 1999, 56 pages.

Intel, "Pentium® II Processor at 350 MHz, 400 MHz, and 450 MHz, Datasheet," Order No. 243657-003, Aug. 1998, 83 pages.

Ellis, S., "IRIS FailSafe™ Administrators Guide," Document No. 007-3109-003, Apr. 6, 1997, 212 pages.

Microsoft Cluster Service Center, "MSCS Basics," [online], [retrieved on Feb. 7, 2005], Retrieved from the Internet at <URL: <http://www.nwnetworks.com/mscsbasics.htm>>, 6 pages.

NEC, "Server HX4500 User's Guide," PN: 456-00005-000, Dec. 1998, 160 pages.

Novell, Inc., "Novell's NetWare 4.1 Momentum Continues—NetWare 4 Now World's Best-Selling Network Operating System," [online], Mar. 21, 1996, [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://www.novell.com/news/press/archive/1996/03/pr96056.html>>, 2 pages.

Chapter 7: Maintaining the NetWare Server, "Supervising the Network," (undated), pp. 514-517.

Chapter 7: Designing a Data Protection Plan, (undated), pp. 170-171.

Concepts, Disk Driver and Disk Duplexing, (undated), pp. 82-83.

Network Engines, "P6000EXP Fault-tolerant Load-balanced Clustered Server," 1997, 3 pages.

PCI Local Bus, "PCI Local Bus Specification," Dec. 18, 1998, Revision 2.2, 322 pages.

Micronet, "SP2500R Series EtherFast 10/100 MBPS Adapter Users Guide," 1999, Document Version 2.0, 10 pages.

Sun Microsystems Computer Company, "Sun™ Enterprise™ 250 Server Owners Guide," Jun. 1998, Part No. 805-5160-10, Revision A, 324 pages.

Sun Microsystems, Inc., "UltraSPARC™-II CPU Module, Datasheet 400 MHz CPU, 2.0 MP E-Cache," Jul. 1999, 28 pages.

Sun Microsystems, Inc., White Paper, "Netra™ ft 1800," Apr. 1999, Revision 09, 50 pages.

Compaq Computer Corporation, et al., "Universal Serial Bus Specification," Sep. 23, 1998, Revision 1.1, 327 pages.

Compaq Computer Corporation, et al., "Universal Serial Bus Specification," Apr. 27, 2000, Revision 2.0, 650 pages.

Silicon Graphics International, "Additional Information for: IRIS FailSafe Administrators Guide (IRIX 6.4)," [online], Document No. 007-3109-003, Published Apr. 6, 1997, [retrieved on Nov. 5, 2009], Retrieved from the Internet: <URL: <http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&db=bks&docnumber=. . .>>, 2 pages.

Origin and Onyx Theory of Operations Manual, Document No. 007-3439-002, 1997, Silicon Graphics, Inc., 124 pages.

QuantumNet, Inc., QuantumNet 6000 Sharing Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19971011194326/www.quantumnet.com/dsq60xx.htm>>, 3 pages.

JL ChatCom, Inc., "ChatTwin," [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: <URL: <http://web.archive.org/web/19970104222209/www.jlchatcom.com/chattwin.htm>>, 2 pages.

Eversys, "Welcome to EverSys" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19961104092834/www.eversys.com/index2.htm>>, 1 page.

Eversys, "Products" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: <URL: <http://web.archive.org/web/19961104093103/www.eversys.com/prodinfo.htm>>, 2 pages.

"Microsoft Press Computer Dictionary, Third Edition," Microsoft Press, 1997, pp. 199 and 332, Kim Fryer ed.

Excerpt from "Microsoft Computer Dictionary, 5th Edition", Microsoft Press, 2002, pp. 96 and 547.

Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 78, 79 and 128.

Anderson, C.R. et al., "IEEE 1355 HS-Links: Present Status and Future Prospects," [online], 1998, [retrieved on Aug. 11, 2010], Retrieved from the Internet: <URL: <http://www94.web.cern.ch/HIS/dshs/publications/wotug21/hslink/pdf/hslinkpaper.pdf>>, 14 pages.

Mamakos, L. et al., "Request for Comments 2516—A Method for Transmitting PPP Over Ethernet (PPPoE)," [online], 1999, [retrieved on Aug. 18, 2010], Retrieved from the Internet: <URL: <http://tools.ietf.org/html/rfc2516>>, 35 pages.

Haas, S., "The IEEE 1355 Standard: Developments, Performance and Application in High Energy Physics," Thesis for degree of Doctor of Philosophy, University of Liverpool, Dec. 1998, 138 pages.

"IEEE Std 1355-1995 Standard for Heterogeneous InterConnect (HIC)," Open Microprocessor systems Initiative (OMI), [online], Oct. 30, 1998, [retrieved on Aug. 6, 2010], Retrieved from the Internet: <URL: <http://grouper.ieee.org/groups/1355/index.html>>, 6 pages.

Galles, M., "Spider: A High-Speed Network Interconnect," IEEE Micro, 1997, pp. 34-39. (6 pages).

Excerpt from "Microsoft Computer Dictionary, 4th Edition," Microsoft Press, 1999, pp. 184-85, 241, 432 (7 pages).

Excerpt from "Microsoft Computer Dictionary, 4th Edition," Microsoft Press, 1999, pp. 40, 241, 432 (6 pages).

Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 181, 304 and 771.

"Family of VME Technology Specifications," [online], date unknown, [retrieved on Dec. 29, 2010], Retrieved from the Internet: <URL: <http://www.vita.com/specifications.html>>, 1 page.

Excerpt from "Microsoft Computer Dictionary, 5th Edition", Microsoft Press, 2002, pp. 96, 329, 624 and 625.

US 9,703,750 B2

Page 7

(56)

References Cited

OTHER PUBLICATIONS

Hill, Goff (editor), "The Cable and Telecommunications Professional's Reference: vol. 1," Third Edition, Focal Press, 2007, pp. 227-229, 5 pages.

Intel Corporation, Intel 82559 Fast Ethernet Controller, [retrieved on Mar. 14, 2011], Retrieved from the Internet: <URL: <http://www.intel.com/design/network/products/lan/controllers/82559.htm>>, 1 page.

Gruener, J., "Vendors Pack in More Servers," PC Week, vol. 14, No. 11, Mar. 17, 1997, 2 pages.

Grigonis, R., "Fault Resilient PC's," Flatiron Publishing, 1996, 314 pages.

Microsoft Press Computer User's Dictionary, pp. 82 and 232, Kim Fryer ed., Microsoft Press, 1998, 5 pages.

IBM Thinkpad Product Information Guide, IBM PC Company, Apr. 28, 1998, 26 pages.

The American Heritage Dictionary, pp. 536, 607 and 770, Dell Publishing, 1994, 5 pages.

The New IEEE Standard Dictionary of Electrical and Electronics Terms, Fifth Ed., p. 1236, The Institute of Electrical and Electronics Engineers, Inc., 1993, 3 pages.

Microsoft Press Computer Dictionary, Third Ed., pp. 96, 313, and 355, Kim Fryer ed., Microsoft Press, 1997, 5 pages.

IBM Dictionary of Computing, Tenth Ed., pp. 139, 439, 480 and 629, George McDaniel ed., McGraw-Hill, Inc., Aug. 1993, 16 pages.

IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Seventh Ed., pp. 703, 704, 856 and 1064, The Institute of Electrical and Electronics Engineers, Inc., 2000, 13 pages.

Microsoft Press Computer Dictionary, Second Edition, pp. 82, 92, 93 and 260, Alice Smith ed., Microsoft Press, 1994, 13 pages.

Microsoft Press Computer User's Dictionary, pp. 232, 262, and 275, Kim Fryer ed., Microsoft Press, 1998, 12 pages.

Feibel, W., Encyclopedia of Networking, Third Edition, p. 265, The Network Press, 2000, 4 pages.

System 8000, Consolidated Network Server, Product Brief, Eversys Corporation, undated, 2 pages.

System 8000, Consolidated Server, Presentation, Eversys Corporation, undated, 23 pages.

IEEE Standard for a High Performance Serial Bus, IEEE Std 1394-1995, The Institute of Electrical and Electronics Engineers, Inc., 1996, 392 pages.

RLX System 324 Hardware Installation Guide, RLX Technologies, Inc., 2001, 80 pages.

RLX System 324 Platform Guide: RLX Linux Web Server, RLX Technologies, Inc., 2001, 73 pages.

RLX System 324 Platform Guide—Windows Powered Web Server—Online, undated, 39 pages.

RLX System 324 Technical Guide: RLX Control Tower SNMP Implementation, RLX Technologies, 2001, 32 pages.

RLX System 324 Technical Guide: RLX Control Tower SNMP Implementation, Supplementary Document, Draft, RLX Technologies, May 26, 2001, 48 pages.

RLX System 324 Technical Guide: RLX Control Tower Backup/Restore, Draft, RLX Technologies, May 18, 2001, 8 pages.

"RLX Control Tower™ Take Control," RLX Technologies, undated, 4 pages.

"RocketLogix Passive I/O Board Topology," RocketLogix, Inc., Revision 6, May 24, 2000, 1 page.

"RocketLogix Switched I/O Board Topology," RocketLogix, Inc., Revision 6, May 24, 2000, 1 page.

HotDock and Orbiter 3360—Technical Specifications, Product Overview, and Configurations, RocketLogix, Inc., 2000, 4 pages.

"Redefining Server Economics—Take Control," RLX Technologies, 2001, 2 pages.

RLX Technologies Presentation, RLX Technologies, Inc., Apr. 27, 2001, 44 pages.

"Engineering Design Proposal for RocketLogix, Inc.," Anigma, Inc., Apr. 19, 2000, 35 pages.

RLX Blade, RLX Technologies, 2001, 2 pages.

"RLX System 324 Technical Guide: RLX Red Hat Installation," RLX Technologies, Inc., 2001, 22 pages.

"Firmware Interface Specification, Orbiter 1680, Orbiter 3360," Anigma, Inc., Aug. 17, 2000, 16 pages.

Board Specifications for DataModule Board, DataStation Backplane, DataStation Front Bezel, and BaseStation Backplane, Rev. E, Anigma, Inc., Mar. 2, 2000, 5 pages.

"Logical Management Process," RocketLogix, Rev. 5, Apr. 5, 2000, 1 page.

Eversys Corporation Business Plan, Eversys Corporation, Mar. 21, 1997, 53 pages.

Gruener, J., "Vendors pack in more servers," [retrieved on Oct. 22, 2009], Retrieved from the Internet: <URL: <http://www.galenet.galegroup.com.ezproxy.sfppl.org.servlet/BCR...>>, 2 pages.

System 8000 Web Product Brief, EVERSIS Corporation, [retrieved on Oct. 22, 2009], Retrieved from the Internet: <URL: <http://www.web.archive.org/web/1997052509465/www.eversys.com/Products/S8000/Brief/Index/htm>>, 6 pages.

"EVERSYS Corporation System 8000 Consolidated Server Peripheral Sharing Switch," EVERSIS Corporation, undated, 1 page.

Nicholls, T., "9800 First level design," White Cross Systems Limited, Mar. 26, 1997, 26 pages.

Nicholls, T., "9800 System Architecture," White Cross Systems Limited, Mar. 27, 1997, 28 pages.

Feakes, L., "Fast Ethernet Switch Card Design Specification," Revision 4.00, White Cross Systems Limited, Jul. 27, 2010, 23 pages.

Phillips, J., "9800 Power System Backplane Design Specification," Revision 1.00, White Cross Systems Limited, Oct. 22, 1997, 11 pages.

Phillips, J., "9800 Auxiliary PSU Design Specification," Revision 1.00, White Cross Systems Limited, Oct. 27, 1997, 13 pages.

Burrow, M., "A Technical Overview of the WXDES/9800," Whitecross Data Exploration, White Cross Systems Limited, Apr. 21, 1999, 90 pages.

Burrow, M., "A Technical Overview of the WXDES/9800," Whitecross Data Exploration, Apr. 21, 1999, Software, 102 pages.

"Narus and Whitecross Join Forces to Deliver Comprehensive Usage Pattern Analysis Applications for IP Service Providers," Press Release, Palo Alto, CA, Mar. 27, 2000, 4 pages.

"Enterprise Application Servers," Powerstation Technologies, Inc., undated, 4 pages.

"P6000 Fault-Tolerant Multiprocessor Application Server," Powerstation Technologies, Inc., 1996, 3 pages.

"P6000 IP Application Server," Network Engines, undated, 1 page.

"Best of Show 97," LAN Times, undated, 1 page.

"GMAC/EDS Case Study," Network Engines, Inc., undated, 1 page.

Network Engines P6000 System Guide, Revision C, Network Engines, Inc., Jul. 1998, 89 pages.

Network Engines P6000EXP System Guide, Revision A, Network Engines, Inc., Jan. 1998, 106 pages.

Powerstation Technologies P6000 System Guide, Powerstation Technologies, Inc., 1996, 65 pages.

Network Engines™ SBC2000ST Reference Guide, Rev. A, Network Engines, Inc., Oct. 1998, 178 pages.

Network Engines™ SBC2000S Reference Guide, Rev. 1.0, Network Engines, Inc., Sep. 1998, 156 pages.

Network Engines™ SBC2000 User's Manual, Rev. 1.0, Network Engines, Inc., Jul. 1998, 140 pages.

Network Engines™ SBC1000 User's Manual, Rev. E Draft, Network Engines, Inc., Jun. 1998, 78 pages.

Pentium Processor™ Network Engines™ P586 Guide, Issue 0.0.20 Preliminary, Network Engines, Inc., Nov. 10, 1997, 58 pages.

Pentium Processor™ Network Engine™ Manual, Network Engines, Inc., undated, 56 pages.

"PTI Fault Tolerant System Working Document Specification," Rev 0, Feb. 26, 1996, 2 pages.

High Bandwidth Synchronization Bus Arbiter FPGA Implementation, Network Engines, Inc., undated, 49 pages.

Network Engines Network, Network Engines, Inc., Jun. 22, 1999, 20 pages.

"HMU—586 Card Guide (Mustang) Pentium PCI," Issue 0.0.14 Preliminary, HM Systems, Inc., Nov. 18, 1996, 57 pages.

US 9,703,750 B2

Page 8

(56)

References Cited

OTHER PUBLICATIONS

"TLD Queries Complete Call Detail Record Database with WhiteCross Data Exploration Server," Data Mining Product Reviews, Feb. 2000, 1 pages.

"WhiteCross Data Exploration Announces ExplorationSTUDIO™," Press Release, New York, NY, Sep. 2, 1999, 2 pages.

"WhiteCross Introduces 'World's Most Powerful Exploration Warehouse System,'" Press Release, New York, NY, Sep. 2, 1999, 2 pages.

Charlesworth, I., "Technology Audit, Data Exploration Server," Butler Group, Sep. 1999, 8 pages.

Groom, P., "WhiteCross 9800 pre-release configuration details and USA Pricing Information," WhiteCross Systems Limited, Nov. 3, 1998, 4 pages.

Letter to Barac from Pacotti, Jr. with attachments on WhiteCross Data Exploration, undated, 12 pages.

"Kognitio—Infrastructure Partners," Retrieved from the Internet on Sep. 8, 2010, Retrieved at URL: www.kognito.com/partners/infrastructure.php, 2 pages.

RocketLogix Presentation, RocketLogix, Inc., Apr., 6, 2000, 84 pages.

"Expanding the Reach of the Internet with a New Breed of Web Server Appliances," RocketLogix, Inc., May 2000, 10 pages.

Radigan, J., "A Solution to the Power Shortage?" CFO.com, Jan. 17, 2001, [online] Retrieved from the Internet on Dec. 14, 2007, Retrieved at URL: www.cfo.com/article.cfm/2991376?f=singlepage, 3 pages.

RLX Technologies Presentation, RLX Technologies, Inc., Apr. 27, 2001, 53 pages.

Goldman, A., "ISP Profiles: RLX Technologies," ISP-Planet, May 17, 2001, retrieved from the Internet on Jul. 26, 2001, Retrieved at URL: www.isp-planet.com/profiles/2001/rlx.html, 3 pages.

Rosencrance, L., "IBM agrees to resell RLX high-density servers," Computerworld, May 8, 2001, retrieved from the Internet on Jul. 25, 2001, Retrieved at URL: www.itworld.com/Comp/1362/CWD010508STO60353/pfindex.html, 3 pages.

"ChatCom, Inc. Announces Results for the Dec. 31, 1996 Quarter," ChatCom, Inc., Press Release, Feb. 12, 1997, 2 pages.

"ChatCom Defines Specification for Future Consolidated Server Products, RAINSTM Concept to Accelerate the Adoption of Consolidated Servers," ChatCom, Inc., Press Release, Mar. 31, 1997, 2 pages.

"ChatCom, Inc. Announces PentiumPro/200 MHz Server Module, Server Module Offers Scalability and High Availability for File Server Environments," ChatCom, Inc., Press Release, Mar. 24, 1997, 3 pages.

"ChatCom Strengthens Sales Management Team, Three New Sales Directors to Address Growing Demand for ChatCom's ChatBox™," ChatCom, Inc., Press Release, Mar. 18, 1997, 2 pages.

"ChatCom Announces Major Push into International Markets, Significant International Sales Opportunities for ChatCom's Consolidated Server Technology," ChatCom, Inc., Press Release, Mar. 18, 1997, 2 pages.

"ChatCom Receives Product Award From LAN Times Magazine, Consolidated Server Product Comparison Puts ChatCom on Top," ChatCom, Inc., Press Release, Feb. 20, 1997, 2 pages.

"Astro Sciences Corporation Shareholders Elect Two New Directors, and Vote to Change Corporate Name to ChatCom, Inc.," Astro Sciences Corporation, Press Release, Feb. 12, 1996, 2 pages.

"ChatCom, Inc., (Formerly Astro Sciences Corporation) Trades Under New Symbol—NASDAQ/NMS: CHAT," ChatCom, Inc., News Release, Feb. 22, 1996, 1 page.

"ChatCom Names James B. Mariner President/CEO," ChatCom, Inc., Press Release, Mar. 7, 1996, 2 pages.

"ChatCom Selected as Partner in Anixter Race '96 Program and Completes First Part of Financing," ChatCom, Inc., Press Release, Mar. 26, 1996, 2 pages.

"Astro Sciences Corporation Announces Results for The Third Quarter," Astro Sciences Corporation, Press Release, Feb. 8, 1996, 2 pages.

"Telecom Australia to Receive Astro Sciences/J&L 486 Services," Astro Sciences Corporation, Press Release, Jan. 4, 1996, 1 page.

"Astro Sciences Receives Microsoft Certification and Announces New Director," Astro Sciences Corporation, Press Release, Nov. 21, 1995, 2 pages.

"Astro Sciences Corp. Announces Results for Second Quarter," Astro Sciences Corporation, Press Release, Nov. 17, 1995, 2 pages.

"Astro Sciences Corp. Signs Agreement With Storage Computer Corp.," Astro Sciences Corporation, Press Release, Nov. 7, 1995, 2 pages.

"Astro Sciences Corporation Appoints Interim President/CEO Board Expanded by Two Seats," Astro Sciences Corporation, Press Release, Aug. 17, 1995, 1 page.

"Astro Sciences Corporation Announces Results for the First Quarter of the Fiscal Year," Astro Sciences Corporation, Press Release, Aug. 3, 1995, 1 page.

"Astro Sciences Corporation Retains Technology Strategies and Alliance Partners," Astro Sciences Corporation, News Release, Jun. 29, 1995, 1 page.

"Astro Sciences Corporation Receives Patent for Network Security and Management," Astro Sciences Corporation, News Release, Jun. 26, 1995, 1 page.

"Astro Sciences Corporation Introduces New Generation of Products at PC Expo Show," Astro Sciences Corporation, Press Release, Jun. 23, 1995, 1 page.

"Astro Sciences Corporation Announces Results for the Fourth Quarter and the Fiscal Year," Astro Sciences Corporation, News Release, Jun. 6, 1995, 2 pages.

"Astro Sciences Corporation Announces Signing of \$4 Million Credit Facility With Deutsche Financial Services," Astro Sciences Corporation, News Release, May 19, 1995, 1 page.

"Astro Sciences Corporation to Strengthen Management Team Board," Astro Sciences Corporation, News Release, Apr. 21, 1995, 1 page.

"J&L Announces their ChatExpress-P75Applications Server at Networks Expo," J&L Information Systems, Press Release, Feb. 13, 1994, 3 pages.

"J&L Information Systems Announces two DX4 for their ChatBox Family of Remote Access Servers," J&L Information Systems, Press Release, Feb. 13, 1994, 2 pages.

"J&L Announces the NRS-T10RS™ a Fault Tolerant Applications Server Platform at FOSE," J&L Information Systems, Press Release, Mar. 20, 1994, 2 pages.

"J&L Announces their ChatAccess™ Family of Remote LAN Node Servers at Network+Intertop Las Vegas," J&L Information Systems, Press Release, Mar. 27, 1994, 2 pages.

"J&L Announces ChatExpress-P120 Rackmounted Applications Server at PC Expo, New York," J&L Information Systems, Press Release, Jun. 19, 1994, 2 pages.

"ChatCom Books Additional Orders with Major Facilities-Based Carrier Companies, ChatCom Products Provide Internet Platforms for Carriers Customers Worldwide," ChatCom, Inc., Press Release, Mar. 12, 1997, 2 pages.

"ChatCom Announces Comprehensive VAR Program, Commitment to VARs is Key to Corporate Strategy," ChatCom, Inc., Press Release, Jan. 13, 1997, 1 page.

"ChatCom, Inc. Reports Completion of \$2.5 Million Private Placement," ChatCom, Inc., Press Release, Jan. 9, 1997, 2 pages.

"ChatCom Receives Product Award From LAN Times Magazine, Consolidated Server Product Comparison Puts ChatCom on Top," ChatCom, Inc., Press Release, Feb. 17, 1997, 2 pages.

"ChatCom Announces Mass Storage Subsystem, ChatRAID to Address Application Server Market," ChatCom, Inc., Press Release, Aug. 12, 1996, 1 page.

"ChatCom, Inc. Announces Commitment to ISO 9001 Quality Certification, ISO 9001 Quality Control Programs are High Priority Company Imperative," ChatCom, Inc., Press Release, Aug. 1, 1996, 1 page.

"ChatCom Adds New Senior Management Team Members," ChatCom, Inc., Press Release, Jul. 2, 1996, 1 page.

US 9,703,750 B2

Page 9

(56)

References Cited

OTHER PUBLICATIONS

"ChatCom, Inc., Announces Commitment to ISO 9001 Quality Certification, ISO 9001 Quality Control Programs are High Priority Company Imperative," ChatCom, Inc., Press Release, Aug. 1, 1996, 1 page.

"ChatCom Announces Mass Storage Subsystem, ChatRAID to Address Application Server Market," ChatCom, Inc., Press Release, Aug. 14 1996, 2 pages.

"ChatCom Announces Complete Line of Scaleable Application and Communication Servers," ChatCom, Inc., Press Release, Aug. 30, 1996, 4 pages.

"ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers, Servers reduce costs associated with radical change," Press Release, Sep. 3, 1996, 1 page.

J&L Introduces Twin Pentium for ChatterBox Systems, J&L Information Systems, Press Release, Jan. 29, 1996, 1 page.

"ChatterBox/SAS™—Scaleable Access Server™," J&L Information Systems, Networks Expo—Boston '96, Dec. 22, 1995, 1 page.

"J&L Information Systems Announces ChatPower-Plus™ a Revolutionary Redundant Power Supply System," J&L Information Systems, Press Release, Jun. 19, 1995, 2 pages.

"J&L Announces ChatAccess/PC™, a PCMCIA Based Remote LAN Node Server," J&L Information Systems, Press Release, Jun. 19, 1995, 2 pages.

"J&L Announces Two Patents," J&L Information Systems, Press Release, Feb. 9, 1995, 1 page.

"J&L Announces their ChatExpress-P100 Rackmounted Applications Server at Networks Expo. Boston," J&L Information Systems, Press Release, Feb. 13, 1994, 3 pages.

"J&L Doubles the Rack-Mounted Communications Server Density with ChatVantage/486™," J&L Information Systems, Press Release, Sep. 11, 1995, 2 pages.

"Astro Sciences Shareholders Elect Two New Directors, and Vote to Change Corporate Name to Chatcom, Inc.," Astro Sciences Corporation, Press Release, Feb. 12, 1996, 2 pages.

"ChatCom, Inc. Announces Results for the Jun. 30 Quarter," ChatCom, Inc., News Release, Aug. 16, 1996, 2 pages.

"Introducing the new ChatterBox™ Corporate and Office Series . . . the Power Behind Your Network," ChatCom, Inc., May 31, 1996, 15 pages.

"ChatterBox Communications and Server Solutions," ChatCom, Inc., Mar. 7, 1996, 12 pages.

"ChatterBox Communications and Server Solutions Products," ChatCom, Inc., Apr. 24, 1996, 7 pages.

Lazik, G., "Remote Access—a Historical Perspective," Network News, vol. 3, No. 7, NPA the Network Professional Association, Jul. 1994, 6 pages.

Lazik, G., "Remote Access—Part II, Cost Analysis," Network News, vol. 3, No. 8, NPA the Network Professional Association, Sep. 1994, 5 pages.

"QuantumNet 6000 Sharing Modules," QuantumNet, Inc., 1996, Retrieved from the Internet on Oct. 22, 2008, Retrieved at URL: www.web.archive.org/web/19971011194326/www.quantumnet.com/ds60xx.htm, 3 pages.

"Plexnet™ Product Overview," Plexcom, Inc., 1992, 8 pages.

"Thin Client Servers High-Speed Data Switching Technical Summary," QuantumNet, Inc., Aug. 29, 2010, 28 pages.

Facsimile from Pocrass to Paunovich attaching "QuantumNet Network Computing Systems," Aug. 30, 2010, 8 pages.

"List of Representative Customers," Network Engines, Inc., undated, 1 page.

World Wide System Price Guide, Network Engines, Inc., Sep. 26, 1997, 10 pages.

P6000 System Price Guide, Network Engines, Inc., Feb. 24, 1998, 9 pages.

"Venture financing is fuel for Powerstation's Growth Plans," Mass High Tech Communications, Inc., Jun. 2, 1997, 1 page.

Grigonis, R., "Life-Saving Computers: Network Engines," Computer Telephony, Sep. 1997, 1 page.

Rodgers, A., "NT Clustering Hardware Readied, Vendor Racks up Windows NT Clustering Options at NetWorld+Interop," Internetweek, Oct. 20, 1997, 1 page.

"Network Engines Awarded Best of Show at Network + Interop 97, New company debuts product and wins," Network Engines, Inc., Press Release, Oct. 14, 1997, 2 pages.

Network Engines Website, Network Engines, Inc., [retrieved on Feb. 27, 1998], Retrieved from the Internet: <URL: <http://www.networkengines.com/>>, 12 pages.

Network Engines, Inc., Company Overview, Aug. 26, 2010, 21 pages.

"Clustered Servers for Network Based Applications," Network Engines, Inc., undated, 27 pages.

Network Engines ClusterDirector Users' Manual, Revision B, Network Engines, Inc., Jun. 1998, 88 pages.

Network Engines ClusterDirector Users' Manual, Network Engines, Inc., Jan. 1998, 52 pages.

MP700 User Guide, Issue 0.0.89, Network Engines, Inc., Oct. 16, 1997, 29 pages.

"ClusterDirector™ Product Description, Fault Tolerance for Industry Standard Processors, Operating Systems, and Applications," Network Engines, Inc., 1998, 4 pages.

Maintenance and Service Guide, Compaq Armada 4100 and 4200 Families of Personal Computers, 190 pages.

"Network Engines Announces New Clustered Application Servers for Web, Thin-Client and Windows NT Enterprise Environments," Network Engines, Inc., Press Release, Oct. 8, 1997, 3 pages.

"Network Engines Announces Partnership With Telegration Associates, Inc.," Network Engines, Inc., Press Release, Dec. 10, 1997, 2 pages.

"Network Engines Debuts ClusterDirector in Internet/Intranet Load Balanced Environment," Network Engines, Inc., Press Release, Jan. 27, 1998, 3 pages.

Stallings, W., "Computer Organization and Architecture—Designing for Performance," Sixth Edition, Pearson Education, Inc., 2003, pp. 69-89, 23 pages.

Hill, G. (editor), "The Cable and Telecommunications Professional's Reference: vol. 1," Third Edition, Focal Press, 2007, pp. 225-229, 7 pages.

Dell, Inc., White Paper, "PCI Express Technology," Feb. 2004, pp. 1-11.

Athavale, A., "How to Lower the Cost of PCI Express Adoption by Using FPGAs," EETimes Design [online] Apr. 26, 2006, [retrieved on May 3, 2011]. Retrieved from the Internet at <URL: <http://www.eetimes.com/General/DisplayPrintViewContent?contentItemID=4014824>>, 6 pages.

Thoms, I., "IBM Hit with \$9M Judgment in Server Patent Suit," Law360 [online], [retrieved on May 3, 2011], Retrieved from the Internet at <URL: <http://www.law360.com/articles/229575/print?section=ip>>, 2 pages.

Mckenzie, L., "Fujitsu Reaches Deal in Acqis Blade Server IP Spat," Law360 [online], [retrieved on Jun. 16, 2010], Retrieved from the Internet at <URL: http://ip.law360.com/print_article/175004>, 2 pages.

PCI Local Bus Specification, PCI Special Interest Group, Production Version, Revision 2.1, Jun. 1, 1995, 298 pages.

"National Semiconductor Design Guide," LVDS Owner's Manual, Spring 1997, 65 pages.

Intel Corporation, "PCI Express* to PCI-X* Bridge Architecture: Where Interface Standards Meet," 2003, 8 pages.

Desai, D. M. et al., "BladeCenter system overview," IBM Journal of Research and Development, vol. 49, No. 6, Nov. 2005, pp. 809-821, 13 pages.

Spring, T., "Top of the News—Broadband Users Still Sing the Blues," PC World, Jun. 2001, pp. 42-54, 13 pages.

San Jose Mercury News, "Business & Stocks—Top Stories from The Mercury News," Jun. 28, 2001, [online], [retrieved on Jun. 30, 2001], Retrieved from the Internet at <URL: <http://www0.mercurycenter.com/premium/business/docs/technews28.htm>>, 5 pages.

"iMod Pad," Wired Magazine, Mar. 2001, 1 page.

US 9,703,750 B2

Page 10

(56)

References Cited

OTHER PUBLICATIONS

- Kunzman, A. J., et al., "1394 High Performance Serial Bus: The Digital Interface for ATV," IEEE Transactions on Consumer Electronics, vol. 41, No. 3, Aug. 1995, pp. 893-900, 9 pages.
- Parkes, S. M., "High-Speed, Low-Power, Excellent EMC: LVDS for On-Board Data Handling," Proceedings of 6th International Workshop on Digital Signal Processing Techniques for Space Applications, IEEE, Sep. 1998, 13 pages.
- Yen, C-S, et al., "G-Link: A Chipset for Gigabit-Rate Data Communication," Hewlett-Packard Journal, Oct. 1992, 18 pages.
- "NX440LX Motherboard Technical Product Specification," Intel, Aug. 1997, 76 pages.
- "Universal Serial Bus Specification," Compaq, Digital Equipment Corporation, IBM, Intel, Microsoft, NEC, and Northern Telecom, Revision 1.0, Jan. 15, 1996, 268 pages.
- "SQL Server and NT Cluster Manager Availability Demo," Microsoft WindowsNT Server, Microsoft Server Programmer Developers Conference, Nov. 4-6, 1996, 15 pages.
- Agerwala, T. et al., "SP2 System Architecture," IBM Systems Journal, 1995, vol. 34, No. 2, pp. 152-184.
- CETIA Brochure, "CETIA PowerEngine CVME 603e," CETIA Real-Time Intelligence [online], [retrieved on Feb. 15, 2006]. Retrieved from the Internet at <URL: <http://www.cetia.com/ProductAddOns/wp-47-01.pdf>>, 6 pages.
- MPL Brochure, "The First Rugged All-in-One Industrial 486FDX-133 MHz PC," MPL [online], [retrieved on Feb. 16, 2006]. Retrieved from the Internet at <URL: <http://www.mpl.ch/DOCs/ds48600.pdf>>, 2 pages.
- MPL Brochure, "IPM 486/IPM5 User Manual," MPL [online], [retrieved on Feb. 15, 2006]. Retrieved from the Internet at <URL: <http://www.mpl.ch/DOCs/u48600xd.pdf>>, 13 pages.
- Snyder, J., "Better Management Through Consolidation," Aug. 18, 1997, Network World [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://www.opus1.com/www.jms/nw-con-0818rev.html>>, pp. 1-6.
- Bernal, C., "PowerSMP Series 4000," Mar. 1998, Windows & .NET Magazine [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://www.winnetmag.com/Windows/Article/ArticleID/3095/3095.html>>, 2 pages.
- Cragle, J., "Density System 1100," May 1999, Windows & .NET Magazine [online], [retrieved Jun. 21, 2004]. Retrieved from the Internet at <URL: <http://www.winnetmag.com/Windows/Article/ArticleID/5199/5199.html>>, 3 pages.
- Feldman, J., "Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network," Network Computing [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.networkcomputing.com/shared/printArticle.jhtml?article=910/910r3side1.htm>>, 3 pages.
- Fetters, D., "Cubix High-Density Server Leads the Way With Standout Management Software," Feb. 8, 1999, Network Computing [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.nwc.com/shared/printArticle.jhtml?article=/1003/1003r3full.html&pub=nwc>>, 5 pages.
- Gardner, M. et al., "A Server Condominium—Eversys System 8000 Shrinks Footprints and Performance," LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/98jun/806a042a.html>>, 3 pages.
- Harrison, D., "VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME," Feb. 9, 1998, pp. 1-34.
- Williams, D., "Consolidated Servers—Redundancy, Convenience, and Protection Define Consolidated Servers," Product Comparison: Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97/compare/peconsol.html>>, 2 pages.
- Williams, D., "Executive Summary: Consolidate Now," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b064a.html>>, 2 pages.
- Williams, D., "Top Scores for Useability and Openness—Ease of Use, Installation, and Administration Combine with Off-The-Shelf Components in Ideal Consolidated Server," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b070a.html>>, 2 pages.
- Williams, D., "ChatCom, Inc. Chatterbox," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b066a.html>>, 3 pages.
- Williams, D., "EVERSYS Corp. System 8000," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b070b.html>>, 4 pages.
- Williams, D., "Cubix Corp. ERS/FT II," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b068b.html>>, 4 pages.
- Crystal Advertisement, "Rackmount Computers," ©2000-2004, Crystal Group, Inc. [online], [retrieved on Jun. 17, 2004]. Retrieved from the Internet at <URL: <http://www.crystalpc.com/products/roservers.asp>>, 8 pages.
- Crystal Advertisement, "QuickConnect®Cable Management," ©2000-2004, Crystal Group, Inc. [online], [retrieved on Jun. 17, 2004]. Retrieved from the Internet at <URL: <http://www.crystalpc.com/products/quickconnect.asp>>, 4 pages.
- Cubix Product Brochure, "Density System," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/density10.htm>>, 3 pages.
- Cubix Product Brochure, "Density System, Technical Specifications," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/info/spec.htm>>, 2 pages.
- Cubix Product Manual, "Density System," Chapter 1—Introduction, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/density/Chap-1.htm>>, 5 pages.
- Cubix Product Manual, "Density System," Chapter 2—Installation, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/density/Chap-2.htm>>, 9 pages.
- Cubix Product Manual, "Density System," Chapter 3—Operation, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/density/Chap-3.htm>>, 4 pages.
- Cubix Product Manual, "Density System," Chapter 4—Maintenance and Repair, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/density/Chap-4.htm>>, 5 pages.
- Cubix, "Click on the front panel that matches your system," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/density.htm>>, 1 page.
- Cubix, "What are Groups?," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/info/groups.htm>>, 3 pages.
- Cubix Product Brochure, "SP 5200XS Series Plug-in Computers," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/bc/sp5200xs/intro.htm>>, 2 pages.
- Cubix Product Brochure, "SP 5200XS Series Technical Specifications," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/bc/sp5200xs/spec.htm>>, 2 pages.
- Cubix Product Manual, "SP 5200 Series," Chapter 1—Introduction, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/sp5200/chap-1.htm>>, 3 pages.
- Cubix Product Manual, "SP 5200 Series," Chapter 2—Switches & Jumpers, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/sp5200/chap-2.htm>>, 3 pages.
- Cubix Product Manual, "SP 5200 Series," Chapter 3—Installation, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from

US 9,703,750 B2

Page 11

(56)

References Cited

OTHER PUBLICATIONS

- the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/sp5200/chap-3.htm>>, 4 pages.
- Cubix Product Manual, "SP 5200 Series," Chapter 4—Technical Reference, ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/sp5200/chap-4.htm>>, 3 pages.
- Cubix Product Brochure, "DP 6200 'D' Series Plug-in Computers," Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/bc/dp/6200d/intro/htm>>, 2 pages.
- Cubix, "Installing DP or SP Series Boards," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/info/pic-inst.htm>>, 2 pages.
- Cubix, "Powering on/Off or Resetting Plug-in Computers in an Density System," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/info/power.htm>>, 2 pages.
- Cubix, "Multiplexing Video, Keyboard & Mouse with Multiple Density Systems," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/density/info/vkm-mux.htm>>, 2 pages.
- Ebay Advertisement, Total IT Group, "Network Engines P6000 EXP DUAL PII 400," eBay [online], [retrieved on Jun. 25, 2004]. Retrieved from the Internet at <URL: <http://cgi.ebay.com/we/eBayISAPI.dll?ViewItem&item=5706388046&sspageName=STRK%3AMEBI%3AIT&rd=1>>, 1 page.
- "Features Chart," Feb. 17, 1997, LAN Times [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.lantimes.com/testing/97feb/702b072a.html>>, 3 pages.
- Galitzine, G., "Industrial Computers," Apr. 1999, Internet Telephone Roundup [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at <URL: <http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm>>, 5 pages.
- Crystal Group Press Release, "Crystal Group Products Offer Industrial PCs With Built-In Flexibility," Mar. 1, 1997, Crystal Group Inc. [online], [retrieved on May 14, 2004]. Retrieved from the Internet at <URL: <http://www.crystalpc.com/news/pressreleases/prodpr.asp>>, 2 pages.
- DY 4 Systems, Inc. Press Release, "Enhanced COTS SBC from DY 4 Systems Features 166MHz Pentium (TM) Processor," Apr. 8, 1998, [online]. Retrieved from the Internet at <URL: <http://www.realtime-info.be/VPR/layout/display/pr.asp?PRID=363>>, 2 pages.
- DY 4 Systems, Inc. Product Brochure, "SVME/DMV-192 Pentium® II Single Board Computer," Revision D Jun. 1999, pp. 1-9.
- EVERSYS Corporation Web Product Brief, "System 8000," Bomara Associates [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://www.bomara.com/Eversys/brief/Default.htm>>, 4 pages.
- CUBIX Product Brochure, "ERS/FT II System (includes PowerSMP and RemoteServ/IS)," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm>>, 4 pages.
- CUBIX Product Manual, "ERS II and ERS/FT II," Chapter 3, System Components, ©1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm>>, 21 pages.
- CUBIX Product Manual, "ERS II and ERS/FT II," Chapter 6, Component Installation, ©1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm>>, 18 pages.
- NT Enterprise, NT Product Pipeline—Hardware, "Cubix PowerSMP Series 4000," Nov. 1997, Windows Magazine [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://www.techweb.com/winmag/library/1997/1101/ntent008.htm>>, p. NT07, 1 page.
- EVERSYS Corporation Slide Presentation, "Eversys System 8000 Consolidated Network Server, Market and Product Overview," Product to be Released Mar. 1, 2007, [online]. Retrieved from the Internet at <URL: <http://eversys.com>>, 20 pages.
- CUBIX Customer Service Support System, "Click on the Front Panel That Matches Your System," ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at <URL: <http://64.173.211.7/support/techinfo/density/density.htm>>, 1 page.
- International Search Report for International Patent Application No. PCT/US99/09369, report mailed Nov. 16, 1999, 7 pages.
- International Preliminary Examination Report for International Patent Application No. PCT/US99/09369, report completed Jul. 5, 2000, 4 pages.
- IBM Corporation, "Grounding Spring for Peripheral Device and Bezel Bracket," IBM Technical Disclosure Bulletin, Nov. 1, 1993, vol. 36, No. 11, 2 pages.
- Digital Semiconductor Product Brief, "21152 PCI-to-PCI Bridge," Feb. 1996, 6 pages.
- Intel Corporation Architectural Overview, "Intel 430TX PCISSET: 82439TX System Controller (MTXC)," Feb. 1997, 4 pages.
- Intel Corporation Architectural Overview, "Intel 82371AB PCI-to-ISA/IDE XCELERATOR (PIIX4)," Apr. 1997, 3 pages.
- Intel Corporation Advance Information, "Intel 440LX AGPSET: 82443LX PCI A.G.P. Controller (PAC)," Aug. 1997, 4 pages.
- National Semiconductor, DS90CR215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link-66 MHz, Jul. 1997, 2 pages.
- National Semiconductor Product Folder, "DS90CR215 Plus-3.3V Rising Edge Data Strobe LVDS 21-Bit Channel and Link—66 MHz," National Semiconductor Corporation [online], [retrieved on Oct. 30, 1997]. Retrieved from the Internet at <URL: <http://www.national.com/search/search.cgi/design?keywords=DS90CR215>>, 2 pages.
- Video Electronics Standards Association (VESA), Plug and Display (P&D) Standard, P&D and Digital Transition Minimized Differential Signaling (TMDS) Video Transmission Overview, 1997, Version 1, Revision 0, pp. 13 & 31-34.
- Liquorman, M., "Convergent Technologies Had This Idea," Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at <URL: http://www.zdnet.com/anchordesk/talkback/talkback_56555.html>, 1 page.
- Berst, J., "Hope for the Modular PCs We All Really Want," Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at <URL: http://www.zdnet.com/anchordesk/story/story_1504.html>, 3 pages.
- Boyd-Merritt, R., "Upgradable-PC Effort Takes Divergent Paths," EE Times—Headline News [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at <URL: <http://techweb.cmp.com/eet/news/97/949news/effort.html>>, 3 pages.
- Faegre, D. S. et al., "CTOS Revealed—Unisys' Best-Kept Secret Is An Operating System Built For Distributed Business Applications," Dec. 1994, Core Technologies, BYTE [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at <URL: <http://www.byte.com/art/9412/sec13/art2.htm>>, 6 pages.
- Spang, K., "Component House: Design Technology for 'PCs in a Snap'—NeoSystems Offers Building Blocks," Computer Reseller News, Apr. 21, 1997, Issue: 732, Section: Channel Assembly, Tech Web [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at <URL: <http://www.techweb.com/se/directlink.cgi?CRN19970421S0054>>, 2 pages.
- "Think Modular," Jun. 10, 1997, PC Magazine [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at <URL: <http://www.wysiwyg.com/http://homezdnet.com/pcmag/issues/1611/pcmag0072.htm>>, 1 page.
- Horst, Robert W., "Tnet: A Reliagble System Area Network," IEEE Micro 15(1):37-45 (1995).
- P1394B (Gagabit 1394) Draft 1.33, Institute of Electrical and Electrical Electronics Engineers, Inc., Feb. 10, 1998, 4 pages.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.02, Institute of Electrical and Electronics Engineers, Inc. pp. 1-56, Apr. 7, 1997.

US 9,703,750 B2

Page 12

(56)

References Cited

OTHER PUBLICATIONS

- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.03, Institute of Electrical and Electronics Engineers, Inc., pp. 1-54, Jun. 11, 1997.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.04, Institute of Electrical and Electronics Engineers, Inc., Institute of Electrical and Electronics Engineers, Inc., pp. 1-68, Jul. 25, 1997.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.05, Institute of Electrical and Electronics Engineers, Inc., pp. 1-82, Sep. 5, 1997.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.06, Institute of Electrical and Electronics Engineers, Inc. pp. 1-104, Dec. 2, 1997.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.07 Institute of Electrical and Electronics Engineers, Inc., pp. 1-86, Dec. 24, 1997.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.71, Institute of Electrical and Electronics Engineers, Inc., pp. 1-120, Jan. 12, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.08, Institute of Electrical and Electronics Engineers, Inc., pp. 1-131, Feb. 9, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.09, Institute of Electrical and Electronics Engineers, Inc., pp. 1-146, Mar. 11, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.10, Institute of Electrical and Electronics Engineers, Inc., pp. 1-148, Apr. 20, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft .011, Institute of Electrical and Electronics Engineers, Inc., pp. 1-174, Jul. 1, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft .012, Institute of Electrical and Electronics Engineers, Inc., pp. 1-205, Aug. 14, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft .013, Institute of Electrical and Electronics Engineers, Inc., pp. 1-204, Sep. 4, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.14, Institute of Electrical and Electronics Engineers, Inc., pp. 1-208, Oct. 8, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.15, Institute of Electrical and Electronics Engineers, Inc., pp. 1-228, Dec. 7, 1998.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.16, Institute of Electrical and Electronics Engineers, Inc., pp. 1-200, Feb. 5, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.17, Institute of Electrical and Electronics Engineers, Inc., pp. 1-238, Apr. 23, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.6, Institute of Electrical and Electronics Engineers, Inc., pp. 1-250, Jun. 8, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.7, Institute of Electrical and Electronics Engineers, Inc., pp. 1-282, Jul. 16, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.75, Institute of Electrical and Electronics Engineers, Inc., pp. 1-288, Aug. 10, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.80, Institute of Electrical and Electronics Engineers, Inc., pp. 1-300, Aug. 20, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.85, Institute of Electrical and Electronics Engineers, Inc., pp. 1-385, Sep. 14, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft .87, Institute of Electrical and Electronics Engineers, Inc., pp. 1-346, Sep. 28, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.90, Institute of Electrical and Electronics Engineers, Inc., pp. 1-356, Oct. 6, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.91, Institute of Electrical and Electronics Engineers, Inc., pp. 1-374, Oct. 13, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.92, Institute of Electrical and Electronics Engineers, Inc., pp. 1-374, Nov. 10, 1999.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 1.00, Institute of Electrical and Electronics Engineers, Inc., pp. 1-362, Feb. 25, 2000.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 1.07, Institute of Electrical and Electronics Engineers, Inc., pp. 1-398, Mar. 13, 2001.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 1.11, Institute of Electrical and Electronics Engineers, Inc., pp. 1-386, Mar. 27, 2001.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 1.3.1, Institute of Electrical and Electronics Engineers, Inc., pp. 1-398, Oct. 15, 2001.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 1.3.3, Institute of Electrical and Electronics Engineers, Inc., pp. 1-408, Nov. 16, 2001.
- P1394b IEEE Draft Standard for a High Performance Serial Bus (Supplement) for P1394b, Draft 0.xx, Section 12, Institute of Electrical and Electronics Engineers, Inc., pp. 145-180, Oct. 1998.
- Dolphin Specification D308/D312, PCI-SCI Adapter Card, Confidential, pp. 1-18, Dec. 18, 1998.
- The Dolphin SCI Interconnect White Paper, pp. 1-16, Feb. 1996.
- Hagg and Lundqvist, AXE Hardware Evolution, Ericsson Review, No. 2, pp. 52-93 (1997).
- Nilsson, T., Toward Third-Generatio Wireless Communcation, Ericsson Review, No. 2, pp. 68-106 (1998).
- Ketris 9000 System Information, 4 pages, Aug. 1, 2000.
- Ketris Media Blade Hardware Manual, 17 pages (2000).
- Ketris Server Blade Hardware Manual, 60 pages (2000).
- Ketris Manager Software Manual, 28 pages (2000).
- Ketris Solution, 4 pages, Jun. 22, 2000.
- Huq, S., et al., "Overview of LVDS Technology," National Semiconductor Application Note 971, Semiconductor Corporation, pp. 1-6, Jul. 1998.
- Kempainen, S., "BusLVDS Expands Applications for Low Voltage Differential Signaling (LVDS)," 2000 High-Performance System Design Conference, National Semiconductor, 14 pages.
- SN65LVDS95 LVDS Serdes Transmitter Information, pp. 1-13, Feb. 2000.
- "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits," Telecommunications Industry Association (TIA/EIA-644-A), 35 pages, Aug. 11, 2004.
- LVDS Owner's Manual, 94 pages (2004).
- National Semiconductor LVDS Owner's Manual, 2nd Edition, pp. 1-99 (2000).
- Gustavson and Li, "The Scalable Coherent Interface (SCI)," IEEE Communications Magazine, pp. 52-63 (1996).
- Saulsbury, A., et al., "Missing the Memory Wall: The Case for Processor/Memory Integration," Sun Microsystems Computer Corporation, Swedish Institute of Computer Science, Association for Computing Machinery, 12 pages (1996).
- Bogaerts, A., et al., "Application of the Scalable Coherent Interface to Data Acquisition at LHC: RD24 Status Report," CERN-LHCC LHCC 96-33, LCB Status-Report/RD24, Oct. 2, 1996, 29 pages.
- "ServerNet—A High Bandwidth, Low Latency Cluster Interconnection White Paper," prepared by Industry Standard Server Division, Compaq Computer Corporation, pp. 1-9, Sep. 1998.
- Horst, R., "ServerNet Deadlock Avoidance and Fractahedral Topologies," Proc. International Parallel Processing Symposium, 7 pages, Apr. 1996.
- "Tandem's ServerNet: A scalable and Connected Vision for Break-through Applications," Aberdeen Group, Inc., pp. 1-10, Jul. 1995.
- ServerNet Family of Products, Tandem Computers Incorporated, pp. 1-5 (1998).

US 9,703,750 B2

Page 13

(56)

References Cited

OTHER PUBLICATIONS

Compaq ProLiant Clusters for the SCO UnixWare 7 U/300 Quick Install Guide for the Compaq ProLiant DL380, 108 pages, Jan. 2001.

White Paper, Compaq ServerNet II SAN Interconnect for Scalable Computing Clusters, pp. 1-9, Jun. 2000.

Heirich, a., et al., "ServerNet-II: a Reliable Interconnect for Scalable High Performance Cluster Computing," Compaq Computer Corporation, Tandem Division, pp. 2-25.

QuickSpecs, Compaq System Area Network ServerNetII PCI Adapter, 3 pages, Dec. 15, 2000.

QuickSpecs, Compaq System Area Network ServerNetII Switch, 3 pages, Dec. 26, 2000.

ServerNet Technology Product Description, ServerNet PCI Adapter Data Sheet, pp. 1-4, Feb. 1998.

Horst and Garcia, ServerNet SAN I/O Architecture, Hot Interconnects V, pp. 1-8 1997.

ServerNet Technology Product Description, ServerNet Switch 1 Data Sheet, pp. 1-4, Feb. 1998.

"Evaluating and Implementing Compaq Data Center Solutions for Microsoft Windows 2000 Datacenter Server," prepared by OS Integration Engineering, Compaq Computer Corporation, pp. 1-28, Dec. 2000.

QuickSpecs Compaq ProLiant 6400r Pentium III Xeon, pp. 1-35, Dec. 11, 2000.

Yalamanchili and Duato (Eds.), "Parallel Computing Routing and Communication," Second International Workshop, PCRCW'97, Atlanta, GA, 120-135 pages, Jun. 26-27, 1997.

Siemens Hardware Product RM600E, Model E30, E70, 12 pages, 1998.

RM600 E (Reliant UNIX) Operating Manual, Siemens AG, pp. 1-217 (1999).

WhiteCross 9800 Disk Card Design Specification by John Phillips, pp. 1-44, May 26, 1998.

WhiteCross WX-Des Technical Overview, pp. 1-211 (2000).

WhiteCross WX-Des Technical Overview Revision 2.00, Apr. 21, 1999, pp. 1-222.

WhiteCross Ethernet Switch Card Rev. 2.0 by M. Fasil Khan, pp. 1-32, Mar. 8, 2001.

WhiteCross Processor Backplane Functional Requirement Specification Rev. 1.00 by Brendon Smith, pp. 1-11, Jul. 31, 1997.

WhiteCross Processor Backplane Design Specification Rev. 1.00, pp. 1-16, Feb. 3, 1998, by Brendon Smith.

WhiteCross Processor Backplane Layout Specification, Rev. 1.02 by Brendon Smith, pp. 1-7, Nov. 12, 1997.

WhiteCross 9800 Processor Card Design Specification, Rev. 1.01, by John Phillips, pp. 1-42, Feb. 25, 1998.

WhiteCross 9800 Disk Card Layout Specification, Rev. 1.00 by John Phillips, pp. 1-22, Apr. 6, 1998.

WhiteCross Disk Connector Card Functional Requirement Specification, Rev. 1.00 by Louise Feakes, pp. 1-4, Jan. 14, 1998.

WhiteCross Disk Connector Card Layout Specification, Rev. 1.00 by Louise Feakes, pp. 1-6, Jan. 14, 1998.

WhiteCross Data Exploration, Configuration and Maintenance Manual, 354 pages (1999).

WhiteCross Data Exploration, White Paper: R&D 99Q3-01, pp. 1-38, Sep. 3, 1999.

WhiteCross Configuration & Maintenance Manual, Version 5.2, pp. 1-289, Nov. 2002.

WhiteCross Technical Overview WXDES 9800, Rev. 2.00 by Mike Burrow, pp. 1-90, Mar. 2, 1999.

WhiteCross WX-DES Hardware Maintenance, pp. 1-72 (2000).

"Achieving High Availability with Microsoft Windows NT and AviiOn Servers," A Technology Overview, retrieved online, Mar. 10, 2016, 8 pages.

"Introduction: Data General Enterprise Systems," Assessing AV 2000 Performance, retrieved online, Mar. 10, 2016, 4 pages.

"AV 20000 and ccNUMA: Beyond the Application Bottleneck," A Data General White Paper, retrieved online, Mar. 10, 2016, 2 pages.

"Data General's NUMALiNE Technology: The Foundation for the AV 25000 Server," A Data General White Paper, retrieved online, Mar. 10, 2016, 8 pages.

"Global Availability with Clustered AViiON systems brings new levels of service to open enterprise customers," retrieved online, Mar. 10, 2016, 14 pages.

"Lights-out Operations Keeping the Enterprise Online All the Time," retrieved online, Mar. 10, 2016, 9 pages.

"Mainframe Migration," A Data General White Paper, retrieved online, Mar. 10, 2016, 11 pages.

Clark, R., "SCI Interconnect Chipset and Adapter: Building Large Scale Enterprise Servers with Pentium II Xeon SHV Nodes," retrieved online, Mar. 10, 2016, 9 pages.

"The 64-bit Question: Very Large Memory Support—How Much is Enough?" A Data General White Paper, retrieved online, Mar. 10, 2016, 7 pages.

"Transition to the Data General Intel Platform," Technology Overview, retrieved online, Mar. 10, 2016, 7 pages.

"DG/UX Clusters: Maximizing Availability and Scalability; Simplifying Systems Management," retrieved online, Mar. 10, 2016, 18 pages.

Cnuma: NUMALiNE Systems online brochure, retrieved online, Mar. 10, 2016, 3 pages.

"NUMA System Architectures will Extend Performance of 'Commodity' SMP," © Data General Corporation, 1995, 4 pages.

"Standard High-Volume Servers: The New Building Block," © Data General Corporation, 1995, 7 pages.

"DG/UX Release 4.1 Systems Software UNIX for the Enterprise," retrieved online, Mar. 10, 2016, 22 pages.

Gustad, P., et al., "The Dolphin D330 Cluster Adapter Card," Dolphin Interconnect Solutions AS, Proceedings of the IEEE International Conference on Cluster Computing (Cluster'00), 2 pages.

"Data General," AViiON, AV2500, 6 pages.

Brock, B., et al., "Windows NT in a ccNUMA System," IBM Austin Research Laboratory, pp. 1-12.

AViiON AV 20000 Enterprise Service, online brochure, retrieved online, Mar. 10, 2016, 9 pages.

AViiON AV 20000 Quick Clusters, online brochure, retrieved online, Mar. 10, 2016, 3 pages.

"AV 20000 Server," Technical Overview, retrieved online, Mar. 10, 2016, 18 pages.

Hellwagner, Hermann et al., "SCI: Scalable Coherent Interface," 1998, part 1, pp. 1-200.

Hellwagner, Hermann et al., "SCI: Scalable Coherent Interface," 1998, part 1, pp. 200-496.

Baker, William E. et al., "A Flexible ServerNet-based Fault-Tolerant Architecture," Tandem Computers Incorporated, 1995 IEEE, 10 pages.

"ServerNet Architecture," Tandem, Part No. 12981, Tandem Computers Incorporated @ 1996, 42 pages.

"NonStop Himalaya S7000 and S70000 Servers," NonStop Servers Configuration and Ordering Information, Dec. 1997, 34 pages.

Garcia, David et al., "ServerNet™ II," PCRCW, Jun. 24, 1997, 14 pages.

Fuller, Sam, "The Opportunity for Sub Microsecond Interconnects for Processor Connectivity," Technology Comparisons, RapidIO®, retrieved online, May 7, 2015, 11 pages.

Horst, Robert, "SAN and STAN Architectures for Cluster Communications," Tandem Computers, a Compaq Company, Server I/O '98, Jan. 27-28, 1998, 20 pages.

"IEEE Standard for Scalable Coherent Interface (SCI)," IEEE Std 1596-1992, © 1993 Institute of Electrical and Electronics Engineers, Inc., 253 pages.

Horst, Robert W. et al., "ServerNet SAN I/O Architecture," Hot Interconnects V, 1997, 8 pages.

Horst, Robert W., TNet: A Reliable System Area Network, Tandem Computers Incorporated © 1995, 13 pages.

Office Action for U.S. Pat. No. 6,718,415, mailed Oct. 10, 2002, 7 pages.

Office Action for U.S. Pat. No. 6,718,415, mailed Jan. 29, 2003, 7 pages.

Office Action for U.S. Pat. No. 6,718,415, mailed Jun. 4, 2003, 8 pages.

US 9,703,750 B2

Page 14

(56)

References Cited**OTHER PUBLICATIONS**

Office Action for U.S. Pat. No. 7,363,415, mailed on Apr. 12, 2007, 23 pages.
 Office Action for U.S. Pat. No. 7,328,297, mailed Feb. 8, 2007, 5 pages.
 Office Action for U.S. Pat. No. 7,328,297, mailed Jul. 12, 2007, 13 pages.
 Office Action for U.S. Pat. No. 7,363,416, mailed Apr. 12, 2007, 23 pages.
 Office Action for U.S. Pat. No. 7,376,779, mailed Sep. 28, 2007, 24 pages.
 Office Action for U.S. Pat. No. 7,676,624, mailed Dec. 1, 2008, 8 pages.
 Office Action for U.S. Pat. No. 7,818,487, mailed Sep. 29, 2009, 10 pages.
 Office Action for U.S. Publication No. 2010/0174844, mailed Oct. 28, 2010, 11 pages.
 Office Action for U.S. Application No. 13/087,912, mailed Sep. 16, 2011, 11 pages.
 Office Action for U.S. Application No. 13/087,912, mailed Mar. 13, 2012, 10 pages.
 Office Action for U.S. Appl. No. 13/560,924, mailed Oct. 3, 2013, 10 pages.
 Office Action for U.S. Appl. No. 13/649,084, mailed Sep. 11, 2014, 7 pages.
 Office Action for U.S. Appl. No. 13/744,287, mailed Dec. 5, 2013, 20 pages.
 Office Action for U.S. Appl. No. 14/209,922, mailed Jun. 3, 2016, 6 pages.
 Office Action for U.S. Appl. No. 15/055,436, mailed Jun. 3, 2016, 6 pages.
 Office Action for U.S. Pat. No. 6,216,185, mailed Apr. 12, 2000, 9 pages.
 Office Action for U.S. Pat. No. 6,216,185, mailed Aug. 25, 2000, 9 pages.
 Office Action for U.S. Pat. No. 6,345,330, mailed Jun. 15, 2000, 7 pages.
 Office Action for U.S. Pat. No. 6,345,330, mailed Mar. 23, 2001, 6 pages.
 Office Action for U.S. Appl. No. 09/642,628, mailed Apr. 5, 2001, 9 pages.
 Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 27, 2005, 25 pages.
 Office Action for U.S. Appl. No. 10/963,825, mailed May 31, 2006, 29 pages.
 Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 20, 2006, 28 pages.

Office Action for U.S. Appl. No. 10/963,825, mailed May 14, 2009, 5 pages.
 Office Action for U.S. Appl. No. 10/963,825, mailed Sep. 15, 2009, 14 pages.
 Office Action for RE 41,294, mailed Nov. 16, 2007, 10 pages.
 Office Action for RE 41,294, mailed Apr. 15, 2008, 10 pages.
 Office Action for RE 41,294, mailed Sep. 16, 2008, 11 pages.
 Office Action for RE 41,076, mailed Jul. 13, 2007, 38 pages.
 Office Action for RE 41,076, mailed Oct. 17, 2007, 55 pages.
 Office Action for RE 41,076, mailed Feb. 11, 2008, 62 pages.
 Office Action for RE 41,076, mailed Jun. 9, 2008, 25 pages.
 Office Action for RE 41,076, mailed Dec. 30, 2008, 8 pages.
 Office Action for U.S. Appl. No. 12/322,858, mailed Mar. 4, 2010, 24 pages.
 Office Action for U.S. Appl. No. 12/322,858, mailed Jun. 25, 2010, 22 pages.
 Office Action for U.S. Appl. No. 12/322,858, mailed Feb. 3, 2011, 28 pages.
 Notice of Allowance for U.S. Appl. No. 12/322,858, mailed Jul. 7, 2011, 5 pages.
 Office Action for U.S. Appl. No. 12/577,074, mailed Apr. 13, 2010, 7 pages.
 Office Action for U.S. Appl. No. 12/577,074, mailed Nov. 10, 2010, 6 pages.
 Office Action for U.S. Appl. No. 12/577,074, mailed May 6, 2011, 7 pages.
 Office Action for U.S. Appl. No. 09/312,199, mailed Mar. 26, 2003, 5 pages.
 Office Action for RE 41,092, mailed Sep. 17, 2008, 8 pages.
 Office Action for U.S. Appl. No. 11/545,056, mailed Mar. 12, 2010, 26 pages.
 Office Action for U.S. Appl. No. 12/561,138, mailed Sep. 29, 2010, 4 pages.
 Office Action for U.S. Appl. No. 12/561,138, mailed Mar. 17, 2011, 5 pages.
 Office Action for U.S. Appl. No. 13/294,108, mailed Feb. 14, 2012, 5 pages.
 Office Action for U.S. Appl. No. 13/562,210, mailed Nov. 19, 2012, 6 pages.
 Office Action for U.S. Appl. No. 13/562,210, mailed Feb. 21, 2013, 4 pages.
 Office Action for U.S. Appl. No. 13/649,078, mailed Feb. 12, 2013, 4 pages.
 Office Action for U.S. Appl. No. 13/899,484, mailed Sep. 17, 2013, 5 pages.
 Office Action for U.S. Appl. No. 14/087,640, mailed Nov. 22, 2013, 11 pages.
 Office Action for U.S. Appl. No. 14/109,749, mailed May 15, 2014, 6 pages.

* cited by examiner




FIGURE 1




FIGURE 2





FIGURE 3






FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8





FIGURE 8A



Attached Computer Module with Single Chip Fully Integrated: CPU, Cache, Core Logic, Graphics Controller and Interface Controller

FIGURE 8B




FIGURE 8C




FIGURE 9




FIGURE 10




FIGURE 11

	Symbol	Signal	Data Rate	Description
1	PD0 RTN			GND
2	PD0+	Synch. To PCK	10 x clock rate	Computer to Peripheral LVDS Data 0+
3	PD0-			Computer to Peripheral LVDS Data 0-
4	PD1 RTN			GND
5	PD1+	Synch. To PCK	10 x clock rate	Computer to Peripheral LVDS Data 1+
6	PD1-			Computer to Peripheral LVDS Data 1-
7	PD2 RTN			GND
8	PD2+	Synch. To PCK	10 x clock rate	Computer to Peripheral LVDS Data 2+
9	PD2-			Computer to Peripheral LVDS Data 2-
10	PD3 RTN			GND
11	PD3+	Synch. To PCK	10 x clock rate	Computer to Peripheral LVDS Data 3+
12	PD3-			Computer to Peripheral LVDS Data 3-
13	PCK RTN			GND
14	PCK+	Clock	Clock rate	Computer to Peripheral LVDS Clock +
15	PCK-			Computer to Peripheral LVDS Clock -
16	PCN RTN			GND
17	PCN+	Synch. To PCK	10 x clock rate	Computer to Peripheral LVDS Control +
18	PCN-			Computer to Peripheral LVDS Control -
19	PDR0 RTN			GND
20	PDR0+	Synch. To PCKR	10 x clock rate	Peripheral to Computer LVDS Data 0+
21	PDR0-			Peripheral to Computer LVDS Data 0-
22	PDR1 RTN			GND
23	PDR1+	Synch. To PCKR	10 x clock rate	Peripheral to Computer LVDS Data 1+
24	PDR1-			Peripheral to Computer LVDS Data 1-
25	PDR2 RTN			GND
26	PDR2+	Synch. To PCKR	10 x clock rate	Peripheral to Computer LVDS Data 2+
27	PDR2-			Peripheral to Computer LVDS Data 2-
28	PDR3 RTN			GND
29	PDR3+	Synch. To PCKR	10 x clock rate	Peripheral to Computer LVDS Data 3+
30	PDR3-			Peripheral to Computer LVDS Data 3-
31	PCKR RTN			GND
32	PCKR+	Reverse Dir Clock	Clock rate	Peripheral to Computer LVDS Clock +
33	PCKR-			Peripheral to Computer LVDS Clock -
34	PCNR RTN			GND
35	PCNR+	Synch. To PCKR	10 x clock rate	Peripheral to Computer LVDS Control +
36	PCNR-			Peripheral to Computer LVDS Control -
37	RESET#		Asynchronous	Reset

FIGURE 12

PCK	CK+	CK+	CK+	CK+	CK+	CK-	CK-	CK-	CK-	CK-	CK+	CK+	CK+	CK+	CK+	CK-	CK-	CK-	CK-	CK-
PD0	BS0	CM0#	A00	A01	A02	A03	A04	A05	A06	A07	BS0	BE0#	D00	D01	D02	D03	D04	D05	D06	D07
PD1	BS1	CM1#	A08	A09	A10	A11	A12	A13	A14	A15	BS1	BE1#	D08	D09	D10	D11	D12	D13	D14	D15
PD2	BS2	CM2#	A16	A17	A18	A19	A20	A21	A22	A23	BS2	BE2#	D16	D17	D18	D19	D20	D21	D22	D23
PD3	BS3	CM3#	A24	A25	A26	A27	A28	A29	A30	A31	BS3	BE3#	D24	D25	D26	D27	D28	D29	D30	D31
PCN	CN0	CN1	CN2	CN3	CN4	CN5	CN6	CN7	CN8	CN9	CN0	CN1	CN2	CN3	CN4	CN5	CN6	CN7	CN8	CN9

FIGURE 13

PCK+					PCK-					PCK+					PCK-				
BS0	C0#	A00	A01	A02	A03	A04	A05	A06	A07	BS0									
BS1	C1#	A08	A09	A10	A11	A12	A13	A14	A15	BS1									
BS2	C2#	A16	A17	A18	A19	A20	A21	A22	A23	BS2									
BS3	C3#	A24	A25	A26	A27	A28	A29	A30	A31	BS3									
0	CN0	CN1	CN2	CN3	CN4	CN5	CN6	CN7	CN8	1	CN9	CN10	CN11	CN12	CN13	CN14	CN15	CN16	CN17

PCK+					PCK-					PCK+					PCK-				
BS0	BE0#	D00	D01	D02	D03	D04	D05	D06	D07	BS0									
BS1	BE1#	D08	D09	D10	D11	D12	D13	D14	D15	BS1									
BS2	BE2#	D16	D17	D18	D19	D20	D21	D22	D23	BS2									
BS3	BE3#	D24	D25	D26	D27	D28	D29	D30	D31	BS3									
0	CN0	CN1	CN2	CN3	CN4	CN5	CN6	CN7	CN8	1	CN9	CN10	CN11	CN12	CN13	CN14	CN15	CN16	CN17

FIGURE 14




FIGURE 15

U.S. Patent

Jul. 11, 2017

Sheet 19 of 35

US 9,703,750 B2

Name	Type	Pins	Description
AD[31:0]	TS	32	Multiplexed Address/Data. AD is driven to a valid state when GNT# is asserted.
C/BE[3:0]#	TS	4	Multiplexed Command/Byte Enables. For a two-address transaction, 1st address phase carries the command, and the 2nd address phase carries the transaction type C/BE is driven to a valid state when GNT# is asserted.
FRAME#	STS	1	Indicates beginning and duration of a PCI transaction. When the bus is idle, FRAME# is driven to High for 1 cycle. A pull-up resistor sustains STS signal.
IRDY#	STS	1	Initiator Ready. IRDY# is driven High for 1 cycle if bus is idle, and the state is sustained by a pull-up resistor.
TRDY#	STS	1	Target Ready. When bus is idle, TRDY# is driven High for 1 cycle if bus is idle. An external pull-up resistor sustains STS signal.
DEVSEL#	STS	1	Device Select. DEVSEL# is asserted by target to indicate it is ready to accept the transaction. HIC decodes address of a transaction to decide the need to assert DEVSEL#. As an initiator, HIC waits for 5 cycles to detect assertion of DEVSEL# by the target; otherwise HIC terminates with a master abort. DEVSEL# is driven High for 1 cycle when bus is idle, and the state is sustained by a pull-up resistor.
STOP#	STS	1	Target request to stop transaction. There are 3 cases: STOP#, TRDY# & DEVSEL# asserted: disconnect with data transfer Only STOP# & DEVSEL# asserted: request initiator to retry later Only STOP# asserted: target abort STOP# is driven High for 1 cycle when bus is idle, and the state is sustained by a pull-up resistor.
PAR	TS	1	Even parity for 36 bits of AD & C/BE#. PAR is sent one cycle after address or data is valid. In write transaction, initiator sends PAR one cycle after write data is valid. In read transaction, target sends PAR one cycle after read data is valid.
LOCK#	Input	1	Initiator request lock on target downstream. LOCK# is asserted 1 clock cycle after address phase by an initiator wanting to perform an atomic operation that take more than one transaction to complete. HIC passes the LOCK# request to the secondary PCI bus. HIC does not drive LOCK# or propagate LOCK# upstream.
IDSEL#	Input	1	Chip Select for Type 0 configuration access. During a Type 0 configuration transaction, the initiator asserts IDSEL# during the address phase to select HIC. HIC responds by asserting DEVSEL#.
PERR#	STS	1	Data Parity Error on all transactions except Special Cycle. PERR# is driven one clock cycle after PAR. PERR# is asserted by target during write transactions, and by initiator during read transactions.
SERR#	OD	1	System Error. HIC asserts SERR# under the following conditions: Address parity error. Secondary bus SERR# asserted. Posted write transaction: data parity error on target bus. Posted write transaction discarded. Master abort. Target abort Delayed read or write transaction discarded, and Delayed transaction master timeout.
REQ#	TS	1	Request for bus. If a target retry or disconnect is received in response to initiating a transaction, HIC deasserts REQ# for at least 2 cycles before asserting it again.
GNT#	Input	1	Bus is granted to HIC. HIC can initiate transaction if GNT# is asserted and the bus is idle. When HIC is not requesting bus and GNT# is asserted, HIC must drive AD, C/BE, and PAR to valid logic levels.
CLKRUN#	I/OD	1	Input indicating clock status. HIC can request the central clock resource to start, speed up or maintain the PCI clock. There are 3 clocking states: Clock running, Clock about to stop/slow down, and Clock stopped/slowed.
PCICK	Input	1	PCI Clock. All inputs are sampled on the rising edge of PCICK. Frequency

FIGURE 16




FIGURE 17





FIGURE 18






FIGURE 19B





FIGURE 20






FIGURE 22





FIGURE 23



Attached Computer Module with a "Plug & Display" port and direct power connection.

FIGURE 24

Pin No	Symbol	Signal	Standard	Description
P2	PD00 +	LVDS		Peripheral data reverse 0 +
P3	PD00 -	LVDS		Peripheral data reverse 0 -
P5	PD01 +	LVDS		Peripheral data reverse 1 +
P6	PD01 -	LVDS		Peripheral data reverse 1 -
P8	PD02 +	LVDS		Peripheral data reverse 2 +
P9	PD02 -	LVDS		Peripheral data reverse 2 -
P11	PD03 +	LVDS		Peripheral clock reverse +
P12	PD03 -	LVDS		Peripheral clock reverse -
P13	PD03 +	LVDS		Peripheral data reverse 3 +
P15	PD03 -	LVDS		Peripheral data reverse 3 -
P18	PD04 +	LVDS		Peripheral control reverse +
P19	PD04 -	LVDS		Peripheral control reverse -
P24	PD05 +	LVDS		Peripheral data 0 +
P25	PD05 -	LVDS		Peripheral data 0 -
P27	PD06 +	LVDS		Peripheral data 1 +
P28	PD06 -	LVDS		Peripheral data 1 -
P30	PD07 +	LVDS		Peripheral data 2 +
P31	PD07 -	LVDS		Peripheral data 2 -
P33	PD08 +	LVDS		Peripheral clock +
P34	PD08 -	LVDS		Peripheral clock -
P37	PD09 +	LVDS		Peripheral data 3 +
P38	PD09 -	LVDS		Peripheral data 3 -
P40	PD10 +	LVDS		Peripheral control +
P41	PD10 -	LVDS		Peripheral control -
P13	Config 0	Static	3.3v or GND	Configuration bit 0
P25	Config 1	Static	3.3v or GND	Configuration bit 1
P14 P7 P10				
P14 P17 P23 P26				
P29 P30 P36 P38	GND		GND	Ground

FIGURE 25

Pin No.	Symbol	Signal	Standard	Description
V2	Red Video	Analog		Video
V4	Green Video	Analog		Video
V6	Blue Video	Analog		Video
V8	HSYNC			Horizontal Sync
V8	VSING			Vertical Sync
V11	DDC2 SCL		VESA DDC std 2	DDC Clock
V12	DDC2 SDA		VESA DDC std 2	DDC Data
V14	TVCCONTL 0			TV Composite Video
V15	SVYCNL 1		Super Video	SV Luminance or Control 1
V15	SVYCNL 2		Super Video	SV Chrominance or Control 2
V23	D0 +	TMD5	VESA P & D	Data 0 +
V25	D0 -	TMD5	VESA P & D	Data 0 -
V27	CLK +	TMD5	VESA P & D	Clock +
V28	CLK -	TMD5	VESA P & D	Clock -
V29	D1 +	TMD5	VESA P & D	Data 1 +
V31	D1 -	TMD5	VESA P & D	Data 1 -
V33	D2 +	TMD5	VESA P & D	Data 2 +
V34	D2 -	TMD5	VESA P & D	Data 2 -
V37	VPECK -	LVDS		Video Port Pixel Clock -
V38	VPECK +	LVDS		Video Port Pixel Clock +
V43	VPD +	LVDS		Video Port Pixel Data +
V41	VPD -	LVDS		Video Port Pixel Data -
V15	Config 2		3.3v or GND	Configuration bit 2
V36	Config 3		3.3v or GND	Configuration bit 3
V1,V2,V3,V7, V16,V23,V26, V23,V32,V36, V36,V42,V43, V44	GND		GND	Ground

FIGURE 26

ID bits {p0 p1 p2 p3}	Data Packet Type
XX00	PCI 1st address/data segment
XX10	PCI 2nd address/data segment
0001	Control 1st segment with FCI response
1001	Control 1st segment without FCI response
0101	Control 2nd segment with FCI response
1101	Control 2nd segment without FCI response
0011	Reserved
1011	Reserved
0111	Initialization
1111	NOOP

FIGURE 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31

US 9,703,750 B2

1

**COMPUTER SYSTEM INCLUDING CPU OR
PERIPHERAL BRIDGE DIRECTLY
CONNECTED TO A LOW VOLTAGE
DIFFERENTIAL SIGNAL CHANNEL THAT
COMMUNICATES SERIAL BITS OF A
PERIPHERAL COMPONENT
INTERCONNECT BUS TRANSACTION IN
OPPOSITE DIRECTIONS**

**CROSS REFERENCE TO RELATED
APPLICATIONS**

This application is a continuation of U.S. patent application Ser. No. 14/209,922 filed Mar. 13, 2014, which is a continuation of U.S. patent application Ser. No. 13/744,287 filed Jan. 17, 2013, which is a continuation of U.S. patent application Ser. No. 13/649,084, filed Oct. 10, 2012, which is a continuation of U.S. patent application Ser. No. 13/560,924, filed Jul. 27, 2012 (Now U.S. Pat. No. 8,626,977), which is a continuation of U.S. patent application Ser. No. 13/087,912, filed Apr. 15, 2011 (Now U.S. Pat. No. 8,234,436), which is a continuation of U.S. patent application Ser. No. 12/504,534, filed Jul. 16, 2009 (Now U.S. Pat. No. 8,041,873), which is a continuation of U.S. patent application Ser. No. 12/077,503, filed Mar. 18, 2008 (Now U.S. Pat. No. 7,676,624), which is a continuation of U.S. patent application Ser. No. 11/166,656, filed Jun. 24, 2005 (Now U.S. Pat. No. 7,376,779), which is a continuation of U.S. patent application Ser. No. 11/097,694, filed Mar. 31, 2005 (Now U.S. Pat. No. 7,363,415), which is a continuation of U.S. patent application Ser. No. 10/772,214, filed Feb. 3, 2004 (Now U.S. Pat. No. 7,099,981), which is a continuation of U.S. patent application Ser. No. 09/569,758, filed May 12, 2000 (Now U.S. Pat. No. 6,718,415), and which claimed priority to U.S. Provisional Patent Application No. 60/134,122, filed May 14, 1999. These applications are hereby incorporated by reference in their entirety.

BACKGROUND OF THE INVENTION

The present invention relates to computing devices. More particularly, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like. Merely by way of example, the present invention is applied to a modular computing environment for desk top computers, but it will be recognized that the invention has a much wider range of applicability. It can be applied to a server as well as other portable or modular computing applications.

Many desktop or personal computers, which are commonly termed PCs, have been around and used for over ten years. The PCs often come with state-of-art microprocessors such as the Intel Pentium™ microprocessor chips. They also include a hard or fixed disk drive such as memory in the giga-bit range. Additionally, the PCs often include a random access memory integrated circuit device such as a dynamic random access memory device, which is commonly termed DRAM. The DRAM devices now provide up to millions of memory cells (i.e., mega-bit) on a single slice of silicon. PCs also include a high resolution display such as cathode ray tubes or CRTs. In most cases, the CRTs are at least 15 inches or 17 inches or 20 inches in diameter. High resolution flat panel displays are also used with PCs.

Many external or peripheral devices can be used with the PCs. Among others, these peripheral devices include mass storage devices such as a Zip™ Drive product sold by

2

Iomega Corporation of Utah. Other storage devices include external hard drives, tape drives, and others. Additional devices include communication devices such as a modem, which can be used to link the PC to a wide area network of computers such as the Internet. Furthermore, the PC can include output devices such as a printer and other output means. Moreover, the PC can include special audio output devices such as speakers the like.

PCs also have easy to use keyboards, mouse input devices, and the like. The keyboard is generally configured similar to a typewriter format. The keyboard also has the length and width for easily inputting information by way of keys to the computer. The mouse also has a sufficient size and shape to easily move a cursor on the display from one location to another location.

Other types of computing devices include portable computing devices such as “laptop” computers and the like. Although somewhat successful, laptop computers have many limitations. These computing devices have poor display technology. In fact, these devices often have a smaller flat panel display that has poor viewing characteristics. Additionally, these devices also have poor input devices such as smaller keyboards and the like. Furthermore, these devices have limited common platforms to transfer information to and from these devices and other devices such as PCs.

Up to now, there has been little common ground between these platforms including the PCs and laptops in terms of upgrading, ease-of-use, cost, performance, and the like. Many differences between these platforms, probably somewhat intentional, have benefited computer manufacturers at the cost of consumers. A drawback to having two separate computers is that the user must often purchase both the desktop and laptop to have “total” computing power, where the desktop serves as a “regular” computer and the laptop serves as a “portable” computer. Purchasing both computers is often costly and runs “thousands” of dollars. The user also wastes a significant amount of time transferring software and data between the two types of computers. For example, the user must often couple the portable computer to a local area network (i.e., LAN), to a serial port with a modem, and then manually transfer over files and data between the desktop and the portable computer. Alternatively, the user often must use floppy disks to “zip” up files and programs that exceed the storage capacity of conventional floppy disks, and transfer the floppy disk data manually.

Another drawback with the current model of separate portable and desktop computer is that the user has to spend money to buy components and peripherals which are duplicated in at least one of these computers. For example, both the desktop and portable computers typically include hard disk drives, floppy drives, CD-ROMs, computer memory, host processors, graphics accelerators, and the like. Because program software and supporting programs generally must be installed upon both hard drives in order for the user to operate programs on the road and in the office, hard disk space is often wasted.

One approach to reduce some of these drawbacks has been the use of a docking station with a portable computer. Here, the user has the portable computer for “on the road” use and a docking station that houses the portable computer for office use.

Similar to separate desktop and portable computers, there is no commonality between two desktop computers. To date, most personal computers are constructed with a single motherboard that provides connection for CPU and other components in the computer. Dual CPU systems have been

US 9,703,750 B2

3

available through Intel's slot 1 architecture. For example, two Pentium II cartridges can be plugged into two "slot 1" card slots on a motherboard to form a Dual-processor system. The two CPU's share a common host bus that connects to the rest of the system, e.g. main memory, hard disk drive, graphics subsystem, and others. Dual CPU systems have the advantage of increased CPU performance for the whole system. Adding a CPU cartridge requires no change in operating systems and application software. However, dual CPU systems may suffer limited performance improvement if memory or disk drive bandwidth becomes the limiting factor. Also, dual CPU systems have to time-share the processing unit in running multiple applications. CPU performance improvement efficiency also depends on software coding structure. Dual CPU systems provide no hardware redundancy to help fault tolerance. In running multiple applications, memory and disk drive data throughput will become the limiting factor in improving performance with multi-processor systems.

The present invention generally relates to computer interfaces. More specifically, the present invention relates to an interface channel that interfaces two computer interface buses that operate under protocols that are different from that used by the interface channel.

Interfaces coupling two independent computer buses are well known in the art. A block diagram of a computer system utilizing such a prior art interface is shown in FIG. 5. In FIG. 5, a primary peripheral component interconnect (PCI) bus 505 of a notebook PC 500 is coupled to a secondary PCI bus 555 in a docking system 550 (also referred to as docking station 550) through high pin count connectors 501 and 502, which are normally mating connectors. The high pin count connectors 501 and 502 contain a sufficiently large number of pins so as to carry PCI bus signals between the two PCI buses without any translation. The main purpose for interfacing the two independent PCI buses is to allow transactions to occur between a master on one PCI bus and a target on the other PCI bus. The interface between these two independent PCI buses additionally includes an optional PCI to PCI bridge 560, located in the docking station 550, to expand the add on capability in docking station 550. The bridge 560 creates a new bus number for devices behind the bridge 560 so that they are not on the same bus number as other devices in the system thus increasing the add on capability in the docking station 550.

An interface such as that shown in FIG. 5 provides an adequate interface between the primary and secondary PCI buses. However, the interface is limited in a number of ways. The interface transfers signals between the primary and secondary PCI buses using the protocols of a PCI bus. Consequently, the interface is subject to the limitations under which PCI buses operate. One such limitation is the fact that PCI buses are not cable friendly. The cable friendliness of the interface was not a major concern in the prior art. However, in the context of the computer system of the present invention, which is described in the present inventor's (William W. Y. Chu's) application for "Personal Computer Peripheral Console With Attached Computer Module" filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference, a cable friendly interface is desired for interfacing an attached computer module (ACM) and a peripheral console of the present invention. Furthermore, as a result of operating by PCI protocols, the prior art interface includes a very large number of signal channels with a corresponding large number of conductive lines (and a similarly large number of pins in the connectors of the interface) that are commensurate in

4

number with the number of signal lines in the PCI buses which it interfaces. One disadvantage of an interface having a relatively large number of conductive lines and pins is that it costs more than one that uses a fewer number of conductive lines and pins. Additionally, an interface having a large number of conductive lines is bulkier and more cumbersome to handle. Finally, a relatively large number of signal channels in the interface renders the option of using differential voltage signals less viable because a differential voltage signal method would require duplicating a large number of signal lines. It is desirable to use a low voltage differential signal (LVDS) channel in the computer system of the present invention because an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise, including electromagnetic interferences (EMI), than a PCI channel. The term LVDS is herein used to generically refer to low voltage differential signals and is not intended to be limited to any particular type of LVDS technology.

Thus, what is needed are computer systems that can have multiple computer modules. Each computer module has dedicated memory and disk drive, and can operate independently.

BRIEF SUMMARY OF THE INVENTION

According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.

In a specific embodiment, the present invention provides a computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site, e.g., computer module bay. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.

In an alternative specific embodiment, the present invention provides a multi-processing computer system. The system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, a mass storage device coupled to the processing unit, and a video output coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system. A video switch circuit is coupled to each of the computer modules through the video output. The video switch is configured to switch a video signal from any one of the computer modules to a display.

Numerous benefits are achieved using the present invention over previously existing techniques. In one embodi-

US 9,703,750 B2

5

ment, the invention provides improved processing and maintenance features. The invention can also provide increased CPU performance for the whole system. The invention also can be implemented without changes in operating system and application software. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner.

In another embodiment, the invention provides at least two users to share the same modular desktop system. Each user operates on a different computer module. The other peripheral devices, i.e. CDROM, printer, DSL connection, etc. can be shared. This provides lower system cost, less desktop space and more efficiency. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.

In still further embodiments, the present invention provides methods of using multiple computer modules.

The present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock line and a plurality of bit lines for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.

In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.

The present invention overcomes the aforementioned disadvantages of the prior art by interfacing two PCI or PCI-like buses using a non-PCI or non-PCI-like channel. In the present invention, PCI control signals are encoded into control bits and the control bits, rather than the control signals that they represent, are transmitted on the interface channel. At the receiving end, the control bits representing control signals are decoded back into PCI control signals prior to being transmitted to the intended PCI bus.

The fact that control bits rather than control signals are transmitted on the interface channel allows using a smaller number of signal channels and a correspondingly small number of conductive lines in the interface channel than would otherwise be possible. This is because the control bits can be more easily multiplexed at one end of the interface channel and recovered at the other end than control signals. This relatively small number of signal channels used in the interface channel allows using LVDS channels for the interface. As mentioned above, an LVDS channel is more cable

6

friendly, faster, consumes less power, and generates less noise than a PCI bus channel, which is used in the prior art to interface two PCI buses. Therefore, the present invention advantageously uses an LVDS channel for the hereto unused purpose of interfacing PCI or PCI-like buses. The relatively smaller number of signal channels in the interface also allows using connectors having smaller pins counts. As mentioned above an interface having a smaller number of signal channels and, therefore, a smaller number of conductive lines is less bulky and less expensive than one having a larger number of signal channels. Similarly, connectors having a smaller number of pins are also less expensive and less bulky than connectors having a larger number of pins.

In one embodiment, the present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, in a microprocessor based computer system where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock channel and a plurality of bit channels for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.

In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.

In a preferred embodiment, the interface channel has a plurality of serial bit channels numbering fewer than the number of parallel bus lines in each of the PCI buses and operates at a clock speed higher than the clock speed at which any of the bus lines operates. More specifically, the interface channel includes two sets of unidirectional serial bit channels which transmit data in opposite directions such that one set of bit channels transmits serial bits from the HIC to the PIC while the other set transmits serial bits from the PIC to the HIC. For each cycle of the PCI clock, each bit channel of the interface channel transmits a packet of serial bits.

The HIC and PIC each include a bus controller to interface with the first and second computer interface buses, respectively, and to manage transactions that occur therewith. The HIC and PIC also include a translator coupled to the bus controller to encode control signals from the first and second computer interface buses, respectively, into control bits and to decode control bits from the interface channel into control signals. Additionally, the HIC and PIC each include a transmitter and a receiver coupled to the translator. The transmitter converts parallel bits into serial bits and transmits the serial bits to the interface channel. The receiver receives serial bits from the interface channel and converts them into parallel bits.

US 9,703,750 B2

7

According to the present invention, a technique including a method and device for securing a computer module using a password in a computer system is provided. In an exemplary embodiment, the present invention provides a security system for an attached computer module ("ACM"). In an embodiment, the ACM inserts into a Computer Module Bay (CMB) within a peripheral console to form a functional computer.

In a specific embodiment, the present invention provides a computer module. The computer module has an enclosure that is insertable into a console. The module also has a central processing unit (i.e., integrated circuit chip) in the enclosure. The module has a hard disk drive in the enclosure, where the hard disk drive is coupled to the central processing unit. The module further has a programmable memory device in the enclosure, where the programmable memory device can be configurable to store a password for preventing a possibility of unauthorized use of the hard disk drive and/or other module elements. The stored password can be any suitable key strokes that a user can change from time to time. In a further embodiment, the present invention provides a permanent password or user identification code stored in flash memory, which also can be in the processing unit, or other integrated circuit element. The permanent password or user identification code is designed to provide a permanent "finger print" on the attached computer module.

In a specific embodiment, the present invention provides a variety of methods. In one embodiment, the present invention provides a method for operating a computer system such as a modular computer system and others. The method includes inserting an attached computer module ("ACM") into a bay of a modular computer system. The ACM has a microprocessor unit (e.g., microcontroller, microprocessor) coupled to a mass memory storage device (e.g., hard disk). The method also includes applying power to the computer system and the ACM to execute a security program, which is stored in the mass memory storage device. The method also includes prompting for a user password from a user on a display (e.g., flat panel, CRT). In a further embodiment, the present method includes a step of reading a permanent password or user identification code stored in flash memory, or other integrated circuit element. The permanent password or user identification code provides a permanent finger print on the attached computer module. The present invention includes a variety of these methods that can be implemented in computer codes, for example, as well as hardware.

Numerous benefits are achieved using the present invention over previously existing techniques. The present invention provides mechanical and electrical security systems to prevent theft or unauthorized use of the computer system in a specific embodiment. Additionally, the present invention substantially prevents accidental removal of the ACM from the console. In some embodiments, the present invention prevents illegal or unauthorized use during transit. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.

These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached Figs.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified diagram of a computer system according to an embodiment of the present invention;

8

FIG. 2 is a simplified block diagram of a computer system according to an alternative embodiment of the present invention;

FIG. 3 is a simplified block diagram of a computer system according to a further alternative embodiment of the present invention, and

FIG. 4 is a simplified flow diagram of a method according to an embodiment of the present invention.

FIG. 5 is a block diagram of a computer system using a prior art interface between a primary and a secondary PCI bus.

FIG. 6 is a block diagram of one embodiment of a computer system using the interface of the present invention.

FIG. 7 is a partial block diagram of a computer system using the interface of the present invention as a bridge between the north and south bridges of the computer system.

FIG. 8 is a partial block diagram of a computer system in which the north and south bridges are integrated with the host and peripheral interface controllers, respectively.

FIG. 8A shows an attached computer module with Integrated CPU/NB/Graphics and Integrated HIC/SB.

FIG. 8B shows an attached computer module with single chip fully integrated: CPU, Cache, Core Logic, Graphics controller and Interface controller.

In an implementation with South Bridge in Peripheral Console, FIG. 8C shows an example of an attached computer module with Integrated CPU/North Bridge/Graphics and Peripheral Console with Integrated Peripheral Interface Controller and South Bridge.

FIG. 9 is a block diagram of one embodiment of the host interface controller and the peripheral interface controller of the present invention.

FIG. 10 is a detailed block diagram of one embodiment of the host interface controller of the present invention.

FIG. 11 is a detailed block diagram of one embodiment of the PIC of the present invention.

FIG. 12 is a table showing the symbols, signals, data rate and description of signals in a first embodiment of the XPBus.

FIG. 13 is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits transmitted in each clock cycle of the XPBus.

FIG. 14 is a table showing information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus.

FIG. 15 is a schematic diagram of the signal lines PCK, PD0 to PD3, and PCN.

FIG. 16 is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals.

FIG. 17 is a block diagram of one embodiment of a computer system employing the present invention.

FIG. 18 is a block diagram of an attached computing module (ACM).

FIG. 19 illustrates an external view of one embodiment of an ACM.

FIG. 19B illustrates one possible embodiment of a computer bay.

FIG. 20 illustrates the internal component layout for one embodiment of an ACM.

FIG. 21 is a block diagram of a peripheral console (PCON).

US 9,703,750 B2

9

FIG. 22 is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention;

FIG. 23 is a simplified block diagram of a security system for a computer module according to an embodiment of the present invention;

FIG. 24 shows an attached computer module with a "Plug & Display" port and direct power connection;

FIGS. 25 and 26 are tables including the pin number, symbol, signal, standard and description for the pins on the peripheral and video connectors, respectively.

FIG. 27 is a table showing different types of first nibbles and their corresponding data packet types.

FIG. 28 is a block diagram of another embodiment of the HIC and PIC of the present invention and the interface therebetween.

FIG. 29 is a detailed block diagram of another embodiment of the HIC of the present invention.

FIG. 30 is a detailed block diagram of another embodiment of the PIC of the present invention.

FIG. 31 is a table showing the symbols, signals, data rate and description of signals transmitted in a second embodiment of the XPBus.

DETAILED DESCRIPTION OF THE INVENTION

According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.

FIG. 1 is a simplified diagram of a computer system 100 according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The computer system 100 includes an attached computer module (i.e., ACM) 113, a desktop console 101, among other elements. The computer system also has another ACM module 117. Each ACM module has a respective slot 121, 119, which mechanically houses and electrically couples each ACM to the computer console. Also shown is a display 111, which connects to the console. Additionally, keyboard 109 and mouse 115 are also shown. A second display 102, keyboard 105, and mouse 107 can be coupled to the console in some optional embodiments to allow more than one user to operate the computer system. The computer system is modular and has a variety of components that are removable. Some of these components (or modules) can be used in different computers, workstations, computerized television sets, and portable or laptop units.

In the present embodiment, each ACM 113 includes computer components as will be described below, including a central processing unit ("CPU"). IDE controller, hard disk drive, computer memory, and the like. The computer module bay (i.e., CMB) 121 is an opening or slot in the desktop console. The CMB houses the ACM and provides communication to and from the ACM. The CMB also provides mechanical protection and support to the ACM. The CMB has a mechanical alignment mechanism for mating a portion of the ACM to the console. The CMB further has thermal heat dissipation sinks, electrical connection mechanisms, and the like. Some details of the ACM can be found in co-pending patent application Ser. Nos. 09/149,882 and

10

09/149,548 filed Sep. 8, 1998, commonly assigned, and hereby incorporated by reference for all purposes.

In a specific embodiment, the present multiple computer module system has a peripheral console that has two or more computer bays that can receive a removable computer module or ACM. Multiple computer module system can function as a personal computer with only one ACM and the peripheral console. The second and additional ACM can be added later to increase overall system performance and reliability. The ACM operates independently as self-contained computer, communicates with each other through a high-speed serial communication and share most peripheral devices within the peripheral console. Each ACM controls its independent graphics subsystem and drives separate video output signals. A practical implementation is a dual ACM system. In a dual ACM system, two monitors can be used to display the two ACMs' graphics outputs at the same time. For a single monitor, a RGB switch is used to switch between the video outputs of the two ACMs and can be controlled by a command from the user. Similarly, input devices (i.e. keyboard and mouse) are switched between the two computer systems with a command from the user. Command from the user can be in the form of either a dedicated key on the keyboard or a special icon on the screen that the mouse can click on.

In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:

- 1) A CPU with cache memory;
- 2) Core logic device or means;
- 3) Main memory;
- 4) A single primary Hard Disk Drive ("HDD") that has a security program;
- 5) Flash memory with system BIOS and programmable user password;
- 6) Operating System, application software, data files on primary HDD;
- 7) An interface device and connectors to peripheral console;
- 8) A software controllable mechanical lock, lock control means, and other accessories.

The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present system are described in more detail below. In a dual ACM system, the primary ACM can connect directly to the peripheral board in the peripheral console. The second ACM can connect either directly or indirectly to the peripheral board. For indirect connection, a receptacle board is added to allow a cable connection to the peripheral board. This is to facilitate the mechanical positioning of the second ACM inside the computer chassis. The receptacle board approach can even be used for the primary ACM if a high bandwidth peripheral bus, e.g. PCI Bus, is not connected from the primary ACM to the peripheral board.

The shared peripheral console has a chassis and a motherboard that connects the following devices:

- 1) Input means, e.g. keyboard and mouse,
- 2) Display means, e.g. RGB monitor,
- 3) Add-on means, e.g. PCI add-on slots,
- 4) Two Computer Module Bays (CMB) with connectors to two ACMs,
- 5) A serial communication Hub controller that interfaces to serial communication controller of both ACMs,
- 6) Shared storage subsystem, e.g. Floppy drive, CDROM drive, DVD drive, or 2nd Hard Drive,
- 7) Communication device, e.g. modem,
- 8) Power supply, and others.

US 9,703,750 B2

11

The computer bay is an opening in the peripheral console that receives an ACM. CMB provides mechanical protection to ACM, mechanical alignment for connector mating, mechanical locking system to prevent theft and accidental removal, and connectors at the end of the opening for connecting to ACM. The interface bus between ACM and the peripheral console has a video bus, peripheral connections, serial communication connection, control signals and power connection. Video bus includes video output of graphics devices, i.e. analog RGB and control signals for monitor. Power connection supplies the power for ACM.

An implementation of peripheral sharing is the use of Ethernet controllers to bridge the communication between the two ACMs. Some of the peripheral devices residing in the peripheral console are shown in the simplified diagram of FIG. 2. As shown, the diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, alternatives, and modifications. As shown, a primary ACM **203** is connected to PCI peripheral devices in the peripheral console through the PCI bus **225** that passes through the connection between primary ACM **203** and peripheral console **201**. As shown, ACM has a CPU module **207** coupled to the PCI bus through a North Bridge **211**.

The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.

In the CPU module, peripheral controller **213** is coupled to BIOS/flash memory **217**. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module **215**. Among other elements, the ACM includes north bridge **215**, graphics subsystem **223** (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module **215** is the PCI bus. In a specific embodiment, North Bridge unit **211** often couples to a computer memory **209**, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.

The hard drive module or mass storage unit **215** typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module **215** includes a hard disk drive. The hard disk drive, however, can also be replaced by

12

removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5", is currently contemplated; however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit **240** may also support other interfaces than IDE.

Among other features, the computer system includes an ACM with security protection.

The ACM also has a network controller, which can be an Ethernet controller **219**, which is coupled to the North Bridge through the PCI bus. The North Bridge is coupled to the CPU. The Ethernet controller can be a 10/100 Base, such as Intel's 82559 or the like. Other types of network connection devices can also be used. For example, the invention can use Gbit Ethernet 1394, and USB 2.0. The network controller couples to a hub **233** in the console, which includes shared peripheral system **201**.

Also shown is the second ACM **205**. The second ACM has the same or similar components as the first ACM. Here, like reference numerals have been used for easy cross-referencing, but is not intended to be limiting. In some embodiments, the secondary ACM is not connected to the PCI bus in the peripheral console directly. The secondary ACM **219** accesses peripheral devices controlled by the primary ACM through the Ethernet connection to the primary ACM, e.g. CD-ROM, or PCI modem. The implementation is not restricted to Ethernet serial communication and can use other high-speed serial communication such as USB 2.0, and 1394. The Ethernet hub is coupled to an external output port **235**, which connects to an external network.

The primary hard disk drive in each ACM can be accessed by the other ACM as sharable hard drive through the Ethernet connection. This allows the easy sharing of files between the two independent computer modules. The Ethernet Hub Controller provides the high-speed communication function between the two computer modules. Ethernet data bandwidth of 100 Mbit/sec allows fast data communication between the two computer modules. The secondary ACM access peripheral devices of the primary ACM through the network connection provided by Ethernet link. The operating system, e.g. Windows98, provides the sharing of resources between the two ACMs. In some embodiments, critical data in one ACM can be backed up into the other ACM.

The Ethernet hub also couples to PCI bus **239**, which connects to PCI devices **241**, **243**, e.g., modem, SCSI controller. A flash memory **242** can also be coupled to the PCI bus. The flash memory can store passwords and security information, such as those implementations described in U.S. Ser. No. 09/183,493, which is commonly owned, and hereby incorporated by reference. The hub **233** also couples to an I/O control **237**, which connects to keyboard/mouse switch **245**, which couples to keyboard/mouse **247**. Optionally, the keyboard/mouse switch also couples to a second keyboard/house **259** via PS2 or USB signal line **251**. The keyboard/mouse switch has at least a first state and a second state, which allow operation of respectively multiple keyboards or a single keyboard. The switch also couples to each I/O controller **221** in each ACM via lines **253**, **255**. The I/O control **237** also couples to an RGB switch **257**, which allows video signals to pass to the first monitor **259**. Alternatively, the RGB switch couples to a second monitor **261**. The RGB switch includes analog video switches such as MAXIM's MAX4545.

The peripheral system **201** also has an independent power supply **231** for each ACM. Each power supply provides power to each ACM. As merely an example, the power

US 9,703,750 B2

13

supply is a MICRO ATX 150W made by ENLIGHT, but can be others. The power supply is connected or coupled to each ACM through a separate line, for example. The independent power supply allows for independent operation of each ACM in some embodiments.

The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.

FIG. 3 is a simplified block diagram 300 of a computer system according to an alternative embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. Like reference numerals are used in this Fig. as the previous Figs. for easy referencing, but are not intended to be limiting. As shown, each ACM includes common elements as the previous Fig. A primary ACM 203 is connected to PCI peripheral devices in the peripheral console through the PCI bus 225 that passes through the connection between primary ACM 203 and peripheral console 201. As shown, ACM has a CPU module 207 coupled to the PCI bus through a North Bridge 211.

The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.

In the CPU module, peripheral controller 213 is coupled to BIOS/flash memory 217. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module 215. Among other elements, the ACM includes north bridge 215, graphics subsystem 223 (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module 215 is the PCI bus. In a specific embodiment, North Bridge unit 211 often couples to a computer memory 209, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.

The hard drive module or mass storage unit 215 typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated

14

in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module 215 includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5", is currently contemplated; however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit 240 may also support other interfaces than IDE.

Among other features, the computer system includes an ACM with security protection.

The ACM also has a network controller, which can be coupled to a serial port 302, which is coupled to the PCI bus in the ACM. The serial port is coupled to the peripheral console through a serial controller 301 in the serial console. The serial controller is connected to PCI bus 239. The serial controller is also coupled to a serial hub controller 303, which is coupled to the PCI bus and a second ACM. In a specific embodiment, a receptacle board 310 is added to connect to the second ACM. The purpose of the receptacle board is to allow a cable connection 307 to the peripheral board 300. The cable connection is possible because the signals needed to connect to the peripheral board can be limited to video, I/O, serial communication, and power. The serial communication controller can be placed on the receptacle board and not in the ACM. As shown, the serial bus controller couples to the PCI bus. The receptacle board also couples to power, graphics subsystem, I/O controller, and other elements, which may be on a common bus. The overall operation of the present configuration is similar to the previous one except it operates in serial communication mode.

The Dual ACM system can support different usage models:

1. One user using both ACMs concurrently with 1 or 2 monitors, and a common keyboard/mouse.
2. Two users using the two separate ACMs at the same time with separate monitors and keyboard/mouse. The 2 users share peripherals, e.g., printer, CDROM, and others. The two users share external networking.

To support 1 monitor for both ACMs, a video switch in the peripheral console is used to switch between the video outputs of the two ACMs. The system can be set to support either 1 monitor or 2-monitor mode. The user presses a special key on the keyboard or a special icon on the screen to switch the screen display from one ACM to the other. This same action causes the keyboard and mouse connections to switch from one ACM to the other ACM.

A dual ACM system can save space, wiring, and cost for a 2-person PC setup, with the added benefit that both PC systems can be accessed from one user site for increased system performance if the other user is not using the system. Files can be copied between the primary drive of both system and provides protection against a single ACM failure. Software needs to be developed to manage the concurrent use of two PC subsystems, the automatic sharing of selected files between the two systems, and fault tolerance.

The design with more than two computer modules can be implemented with the use of multi-port, serial communication hub controller and multi-port I/O switches. In one embodiment, a peripheral console has four computer bays for four separate computer modules. The computer modules communicate through a four port Ethernet hub. The video, keyboard, and mouse switch will cycle through the connection from each computer module to the external monitor,

US 9,703,750 B2

15

keyboard, and mouse with a push button sequentially. This embodiment is useful for a server that performs different functions concurrently, e.g. email, application hosting, web hosting, firewall, etc.

The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.

FIG. 4 is a simplified diagram of a method according to an embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. The present diagram illustrates an automatic file backup procedure from one computer module to the other. As shown, a user selects (step 401) a certain file in one of the computer module for automatic backup. Next, the method determines if another module is available, step 403. If so, the method in the originating module requests the other computer module to create (step 405) backup file. Alternatively, the method alerts the user of the missing or malfunctioning module, step 429. The method then has the user try later 431, once the missing or malfunctioning module has been replaced or repaired. Next, the method determines if there is sufficient storage available in the other computer module for the backup files. If so, the method goes to the next step. (Alternatively, the method prompts (step 433) a message to the user indicating that the storage is full.) In the next step, the method stores the backup file in memory of the other module. After the backup file has been successfully created (step 409), the software in the originating ACM sets a timer to check (step 411) for file modification via branches 423, 427 through continue, step 425 process. If a file selected for backup has been modified (step 415), then the file is automatically back up to the other ACM again, step 417. Alternatively, the method returns to step 411 through branch 421.

The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.

FIG. 6 is a block diagram of one embodiment of a computer system 600 using the interface of the present invention. Computer system 600 includes an attached computer module (ACM) 605 and a peripheral console 610, which are described in greater detail in the application of William W. Y. Chu for "Personal Computer Peripheral Console With Attached Computer Module" filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference. The ACM 605 and the peripheral console 610 are interfaced through an exchange interface system (XIS) bus 615. The XIS bus 615 includes power bus 616, video bus 617 and peripheral bus (XPBus) 618, which is also herein referred to as an interface channel. The power bus 616 transmits power between ACM 605 and

16

peripheral console 610. In a preferred embodiment power bus 616 transmits power at voltage levels of 3.3 volts, 5 volts and 12 volts. Video bus 617 transmits video signals between the ACM 605 and the peripheral console 610. In a preferred embodiment, the video bus 617 transmits analog Red Green Blue (RGB) video signals for color monitors, digital video signals (such as Video Electronics Standards Association (VESA) Plug and Display's Transition Minimized Differential Signaling (TMDS) signals for flat panel displays), and television (TV) and/or super video (S-video) signals. The XPBus 618 is coupled to host interface controller (HIC) 619 and to peripheral interface controller (PIC) 620, which is also sometimes referred to as a bay interface controller.

In the embodiment shown in FIG. 6, HIC 619 is coupled to an integrated unit 621 that includes a CPU, a cache and a north bridge. In another embodiment, such as that shown in FIG. 7, the CPU 705 and north bridge 710 are separate rather than integrated units. In yet another embodiment, such as that shown in FIG. 8, the HIC and PIC are integrated with the north and south bridges, respectively, such that integrated HIC and north bridge unit 805 includes an HIC and a north bridge, while integrated PIC and south bridge unit 810 includes a PIC and a south bridge. FIG. 8A shows an attached computer module with integrated CPU/NB/Graphics 815 and Integrated HIC/SB 820. FIG. 8B shows an attached computer module with single chip 825 fully integrated: CPU, Cache, Core Logic, Graphics controller and Interface controller. In an implementation with South Bridge in Peripheral Console, FIG. 8C shows an example of an attached computer module with Integrated CPU/North Bridge/Graphics and Peripheral Console with Integrated Peripheral Interface Controller and South Bridge.

FIG. 9 is a more detailed block diagram of one embodiment of an HIC 905 and a PIC 955 of the present invention. HIC 905 includes a peripheral component interconnect (PCI) bus controller 910, an XPBus controller 915, a phase lock loop (PLL) clock 920 and an input/output (IO) control 925. Similarly, PIC 955 includes a PCI bus controller 960, an XPBus controller 965, a PLL clock 970 and an IO control 975. PCI bus controllers 910 and 960 are coupled to the primary and secondary PCI buses 930 and 980, respectively, and manage PCI transactions on the primary and secondary PCI buses 930 and 980, respectively. Similarly, XPBus Controllers 915 and 965 are coupled to XPBus 990. XPBus controller 915 drives the PCK line 991 and PD[0:3] and PCN lines 992 while XPBus controller 965 drives the PCKR lines 993, the PDR[0:3] and PCNR lines 994 and the RESET# line 995.

PCI bus controller 910 receives PCI clock signals from the primary PCI bus 930 and is synchronized to the PCI clock. However, as indicated in FIG. 9, the XPBus controller 915 is asynchronous with the PCI bus controller 910. Instead, the XPBus controller receives a clock signal from the PLL clock 920 and is synchronized therewith. PLL clock 920 generates a clock signal independent of the PCI clock. The asynchronous operation of the PCI bus and the XPBus allows the PCI Bus to change in frequency, for example as in a power down situation, without directly affecting the XPBus clocking. In the embodiment shown in FIG. 9, the PLL clock 920 generates a clock signal having a frequency of 66 MHz, which is twice as large as the 33 MHz frequency of the PCI clock. (The clock signal generated by the PLL clock may have a clock speed different from, including lower than, 66 MHz. For example, in another embodiment, which is discussed in greater detail below, the PLL clock 920 generates a clock signal having a frequency of 132 MHz.)

US 9,703,750 B2

17

The XDBus 990 operates at the clock speed generated by the PLL clock 920. Therefore, PCK, the clock signal from the XDBus controller 915 to XDBus controller 965 has the same frequency as the clock signal generated by PLL clock 920. XDBus controller 965 receives the PCK signal after it has been buffered and operates at the clock speed of PCK. The buffered version of the clock signal PCK is used to generate the clock signal PCKR, the clock signal from the XDBus controller 965 to XDBus controller 915. Accordingly, PCKR also has the same frequency as that generated by the PLL clock 920. The synchronous operation of PCK and PCKR provides for improved reliability in the system. In another embodiment, PCKR may be generated independently of PCK and may have a frequency different from that of PCK. It is to be noted that even when PCKR is generated from PCK, the slew between PCK and PCKR cannot be guaranteed because of the unknown cable length used for the XDBus. For a cable that is several feet long, the cable propagation delay alone can be several nano seconds.

As indicated in FIG. 9, PLL clock 970 is asynchronous with the XDBus controller 965. Instead, PLL clock 970 independently generates a clock signal that is used as a PCI clock signal on the secondary PCI bus 980. The secondary PCI bus 980 operates at the same clock speed as the primary PCI bus 930, namely at a frequency of 33 MHz.

FIG. 10 is a detailed block diagram of one embodiment of the HIC of the present invention. As shown in FIG. 10, HIC 1000 comprises bus controller 1010, translator 1020, transmitter 1030, receiver 1040, a PLL 1050, an address/data multiplexer (A/D MUX) 1060, a read/write controller (RD/WR Cntl) 1070, a video serial to parallel converter 1080 and a CPU control & general purpose input/output latch/driver (CPU CNTL & GPIO latch/driver) 1090.

HIC 1000 is coupled to an optional flash memory BIOS configuration unit 1001. Flash memory unit 1001 stores basic input output system (BIOS) and PCI configuration information and supplies the BIOS and PCI configuration information to A/D MUX 1060 and RD/WR Control 1070, which control the programming, read, and write of flash memory unit 1001.

Bus controller 1010 is coupled to the host PCI bus which is also referred to herein as the primary PCI bus, and manages PCI bus transactions on the host PCI bus. Bus controller 1010 includes a slave (target) unit 1011 and a master unit 1016. Both slave unit 1011 and master unit 1016 each include two first in first out (FIFO) buffers, which are preferably asynchronous with respect to each other since the input and output of the two FIFOs in the master unit 1016 as well as the two FIFOs in the slave unit 1011 are clocked by different clocks, namely the PCI clock and the PCK. Additionally, slave unit 1011 includes encoder 1022 and decoder 1023, while master unit 1016 includes encoder 1027 and decoder 1028. The FIFOs 1012, 1013, 1017 and 1018 manage data transfers between the host PCI bus and the XDBus, which in the embodiment shown in FIG. 10 operate at 33 MHz and 106 MHz, respectively. PCI address/data (AD) from the host PCI bus is entered into FIFOs 1012 and 1017 before they are encoded by encoders 1022 and 1023. Encoders 1022 and 1023 format the PCI address/data bits to a form more suitable for parallel to serial conversion prior to transmittal on the XDBus. Similarly, address and data information from the receivers is decoded by decoders 1023 and 1028 to a form more suitable for transmission on the host PCI bus. Thereafter the decoded data and address information is passed through FIFOs 1013 and 1018 prior to being transferred to the host PCI bus. FIFOs 1012, 1013, 1017 and

18

1018, allow bus controller 1010 to handle posted and delayed PCI transactions and to provide deep buffering to store PCI transactions.

Bus controller 1010 also comprises slave read/write control (RD/WR Cntl) 1014 and master read/write control (RD/WR Cntl) 1015. RD/WR controls 1014 and 1015 are involved in the transfer of PCI control signals between bus controller 1010 and the host PCI bus.

Bus controller 1010 is coupled to translator 1020. Translator 1020 comprises encoders 1022 and 1027, decoders 1023 and 1028, control decoder & separate data path unit 1024 and control encoder & merge data path unit 1025. As discussed above encoders 1022 and 1027 are part of slave data unit 1011 and master data unit 1016, respectively, receive PCI address and data information from FIFOs 1012 and 1017, respectively, and encode the PCI address and data information into a form more suitable for parallel to serial conversion prior to transmittal on the XDBus. Similarly, decoders 1023 and 1028 are part of slave data unit 1011 and master data unit 1016, respectively, and format address and data information from receiver 1040 into a form more suitable for transmission on the host PCI bus. Control encoder & merge data path unit 1025 receives PCI control signals from the slave RD/WR control 1014 and master RD/WR control 1015. Additionally, control encoder & merge data path unit 1025 receives control signals from CPU CNTL & GPIO latch/driver 1090, which is coupled to the CPU and north bridge (not shown in FIG. 10). Control encoder & merge data path unit 1025 encodes PCI control signals as well as CPU control signals and north bridge signals into control bits, merges these encoded control bits and transmits the merged control bits to transmitter 1030, which then transmits the control bits on the data lines PD0 to PD3 and control line PCN of the XDBus. Examples of control signals include PCI control signals and CPU control signals. A specific example of a control signal is FRAME# used in PCI buses. A control bit, on the other hand is a data bit that represents a control signal. Control decoder & separate data path unit 1024 receives control bits from receiver 1040 which receives control bits on data lines PDR0 to PDR3 and control line PCNR of the XDBus. Control decoder & separate data path unit 1024 separates the control bits it receives from receiver 1040 into PCI control signals, CPU control signals and north bridge signals, and decodes the control bits into PCI control signals, CPU control signals, and north bridge signals all of which meet the relevant timing constraints.

Transmitter 1030 receives multiplexed parallel address/data (AID) bits and control bits from translator 1020 on the AD[31:0] out and the CNTL out lines, respectively. Transmitter 1030 also receives a clock signal from PLL 1050. PLL 1050 takes a reference input clock and generates PCK that drives the XDBus. PCK is asynchronous with the PCI clock signal and operates at 106 MHz, twice the speed of the PCI clock of 33 MHz. The higher speed is intended to accommodate at least some possible increases in the operating speed of future PCI buses. As a result of the higher speed, the XDBus may be used to interface two PCI or PCI-like buses operating at 106 MHz rather than 33 MHz or having 104 rather than 32 multiplexed address/data lines.

The multiplexed parallel A/D bits and some control bits input to transmitter 1030 are serialized by parallel to serial converters 1032 of transmitter 1030 into 10 bit packets. These bit packets are then output on data lines PD0 to PD3 of the XDBus. Other control bits are serialized by parallel to serial converter 1033 into 10 bit packets and send out on control line PCN of the XDBus.

US 9,703,750 B2

19

A 10x multiplier **1031** receives PCK, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCK into the parallel to serial converters **1032** and **1033**. The parallel to serial converters **1032** and **1033** perform bit shifting at 10 times the PCK rate to serialize the parallel bits into 10 bit packets. As the parallel to serial converters **1032** and **1033** shift bits at 10 times the PCK rate, the bit rate for the serial bits output by the parallel to serial converters is 10 times higher than PCK rate, i.e., 1060 MHz. However, the rate at which data packets are transmitted on the XDBus is the same as the PCK rate, i.e., 106 MHz. As the PCI buses operate at a clock and bit rate of 33 MHz, the XDBus has a clock rate that is twice as large and a bit rate per bit line (channel) that is 100 times as large as that of the PCI buses which it interfaces.

Receiver **1040** receives serial bit packets on data lines PDR0 to PDR3 and control line PCNR. Receiver **1040** also receives PCKR on the XDBus as well as the clock signal PCK from PLL **1050**. The synchronizer (SYNC) **1044** of receiver **1040** synchronizes the clock signal PCKR to the locally generated clock signal, PCK, in order to capture the bits received from the XDBus into PCK clock timing.

Serial to parallel converters **1042** convert the serial bit packets received on lines PDR0 to PDR3 into parallel address/data and control bits that are sent to decoders **1023** and **1028** and control decoder and separate data path unit **1024**, respectively. Serial to parallel converter **1043** receives control bit packets from control line PCNR, converts them to parallel control bits and sends the parallel control bits to control decoder & separate data path **1024**.

A 10x multiplier **1041** receives PCKR, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCKR into the serial to parallel converters **1042** and **1043**. Because the bits on PDR0 to PDR3 and PCNR are transmitted at a bit rate of 10 times the PCKR rate, the serial to parallel converters **1042** and **1043** perform bit shifting at 10 times the PCKR rate to convert the 10 bit packets into parallel bits. It is to be noted that the rate at which bit packets are transmitted on the XDBus is the same as the PCKR rate, i.e., 106 MHz. The parallel data and control bits are thereafter sent to decoders **1023** and **1028** by way of the AD[3::0] in line and to control decoder & separate data path unit **1024** by way of CNTL in lines, respectively.

Reset control unit **1045** of HIC **1000** receives the signal RESET#, which is an independent system reset signal, on the reset line RESET#. Reset control unit **1045** then transmits the reset signal to the CPU CNTL & GPIO latch/driver unit **1090**.

As may be noted from the above, the 32 line host and secondary PCI buses are interfaced by 10 XDBus lines (PD0, PD1, PD2, PD3, PCN, PDR0, PDR1, PDR2, PDR3, PCNR). Therefore, the interface channel, XDBus, of the present invention uses fewer lines than are contained in either of the buses which it interfaces, namely the PCI buses. XDBus is able to interface such PCI buses without backup delays because the XDBus operates at a clock rate and a per line (channel) bit rate that are higher than those of the PCI buses.

In addition to receiving a reset signal, the CPU CNTL & GPIO latch/driver **1090** is responsible for latching input signals from the CPU and north bridge and sending the signals to the translator. It also takes decoded signals from the control decoder & separate data path unit **1024** and drives the appropriate signals for the CPU and north bridge.

In the embodiment shown in FIG. 10, video serial to parallel converter **1080** is included in HIC **1000**. In another embodiment, video serial to parallel converter **1080** may be a separate unit from the HIC **1000**. Video serial to parallel

20

converter **1080** receives serial video data on line VPD and a video clock signal VPCK from line VPCK of video bus **1081**. It then converts the serial video data into 16 bit parallel video port data and the appropriate video port control signals, which it transmits to the graphics controller (not shown in FIG. 10) on the video port data [0::15] and video port control lines, respectively.

HIC **1000** handles the PCI bus control signals and control bits from the XDBus representing PCI control signals in the following ways:

1. HIC **1000** buffers clocked control signals from the host PCI bus, encodes them into control bits and sends the encoded control bits to the XDBus;
2. HIC **1000** manages the signal locally; and
3. HIC **1000** receives control bits from XDBus, translates the control bits into PCI control signals and sends the PCI control signals to the host PCI bus.

FIG. 11 is a detailed block diagram of one embodiment of the PIC of the present invention. PIC **1100** is nearly identical to HIC **1000** in its function, except that HIC **1000** interfaces the host PCI bus to the XDBus while PIC **1100** interfaces the secondary PCI bus to the XDBus. Similarly, the components in PIC **1100** serve the same function as their corresponding components in HIC **1000**. Reference numbers for components in PIC **1100** have been selected such that a component in PIC **1100** and its corresponding component in HIC **1000** have reference numbers that differ by 500 and have the same two least significant digits. Thus for example, the bus controller in PIC **1100** is referenced as bus controller **1110** while the bus controller in HIC **1000** is referenced as bus controller **1010**. As many of the elements in PIC **1100** serve the same functions as those served by their corresponding elements in HIC **1000** and as the functions of the corresponding elements in HIC **1000** have been described in detail above, the function of elements of PIC **1100** having corresponding elements in HIC **1000** will not be further described herein. Reference may be made to the above description of FIG. 10 for an understanding of the functions of the elements of PIC **1100** having corresponding elements in HIC **1000**.

As suggested above, there are also differences between HIC **1000** and PIC **1100**. Some of the differences between HIC **1000** and PIC **1100** include the following. First, receiver **1140** in PIC **1100**, unlike receiver **1040** in HIC **1000**, does not contain a synchronization unit. As mentioned above, the synchronization unit in HIC **1000** synchronizes the PCKR clock to the PCK clock locally generated by PLL **1050**. PIC **1100** does not locally generate a PCK clock and therefore, it does not have a locally generated PCK clock with which to synchronize the PCK clock signal that it receives from HIC **1000**. Another difference between PIC **1100** and HIC **1000** is the fact that PIC **1100** contains a video parallel to serial converter **1189** whereas HIC **1000** contains a video serial to parallel converter **1080**. Video parallel to serial converter **1189** receives 16 bit parallel video capture data and video control signals on the Video Port Data [0::15] and Video Port Control lines, respectively, from the video capture circuit (not shown in FIG. 11) and converts them to a serial video data stream that is transmitted on the VPD line to the HIC. The video capture circuit may be any type of video capture circuit that outputs a 16 bit parallel video capture data and video control signals. Another difference lies in the fact that PIC **1100**, unlike HIC **1000**, contains a clock doubler **1182** to double the video clock rate of the video clock signal that it receives. The doubled video clock rate is fed into video parallel to serial converter **1182** through buffer **1183** and is sent to serial to parallel converter **1080**

US 9,703,750 B2

21

through buffer 1184. Additionally, reset control unit 1135 in PIC 1100 receives a reset signal from the CPU CNTL & GPIO latch/driver unit 1190 and transmits the reset signal on the RESET# line to the HIC 1000 whereas reset control unit 1045 of HIC 1000 receives the reset signal and forwards it to its CPU CNTL & GPIO latch/driver unit 1090 because, in the above embodiment, the reset signal RESET# is unidirectionally sent from the PIC 1100 to the HIC 1000.

Like HIC 1000, PIC 1100 handles the PCI bus control signals and control bits from the XPBus representing PCI control signals in the following ways:

1. PIC 1100 buffers clocked control signals from the secondary PCI bus, encodes them and sends the encoded control bits to the XPBus;
2. PIC 1100 manages the signal locally; and
3. PIC 1100 receives control bits from XPBus, translates them into PCI control signals and sends the PCI control signals to the secondary PCI bus.

PIC 1100 also supports a reference arbiter on the secondary PCI Bus to manage the PCI signals REQ# and GNT#.

FIG. 12 is a table showing the symbols, signals, data rate and description of signals on the XPBus, where RTN indicates a ground (GND) reference. In the above tables, P&D stands for plug and display and is a trademark of the Video Electronics Standards Association (VESA) for the Plug and Display standard, DDC2:SCL and DDC2:SDA stand for the VESA display data channel (DDC) standard 2 clock and data signals, respectively, SV stands for super video, V33 is 3.3 volts, and V5 is 5.0 volts. TMDS stands for Transition Minimized Differential Signaling and is a trademark of Silicon Images and refers to their Panel Link technology, which is in turn a trademark for their LVDS technology. TMDS is used herein to refer to the Panel Link technology or technologies compatible therewith.

FIG. 13 is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In FIG. 13, A00 to A31 represent 32 bits of PCI address A[31:0], D00 to D31 represent 32 bits of PCI data D[31:0], BS0 to BS3 represent 4 bits of bus status data indicating the status of the XPBus, CM0# to CM3# represent 4 bits of PCI command information, BE0# to BE3# represent 4 bits of PCI byte enable information, and CN0 to CN9 represent 10 bits of control information sent in each clock cycle. As shown in FIG. 13, for each of lines PD0 to PD3, the 10 bit data packets contain one BS bit, one CM/BE bit, and eight AID bits. For the PCN line, the 10 bit data packet contains 10 CN bits. The first clock cycle shown in FIG. 13 comprises an address cycle in which 4 BS bits, 4 CM bits, 32 A bits and 10 CN bits are sent. The second clock cycle comprises a data cycle in which 4 BS bits, 4 BE bits, 32 D bits and 10 CN bits are sent. The bits transmitted on lines PD0 to PD3 represent 32 PCI AD[31:0] signals, 4 PCI C/BE# [3:0] signals, and part of the function of PCI control signals, such as FRAME#, IRDY#, and TRDY#.

In the embodiment shown in FIG. 13, BS0 to BS3 are sent at the beginning of each clock cycle. The bus status bits indicate the following bus cycle transactions: idle, address transfer, write data transfer, read data transfer, switch XPBus direction, last data transfer, wait, and other cycles.

Bits representing signals transmitted between the CPU and South Bridge may also be sent on the lines interconnecting the HIC and PIC, such as lines PCN and PCNR. For example, CPU interface signals such as CPU interrupt (INTR), Address 20 Mask (A20M#), Non-Maskable Interrupt (NMI), System Management Interrupt (SMI#), and Stop

22

Clock (STPCLK#), may be translated into bit information and transmitted on the XPBus between the HIC and the PIC.

FIG. 14 is a table showing the information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In this embodiment, the XPBus clock rate is twice as large as the PCI clock rate. This allows sending data and address bits every other XPBus cycle. As can be seen in FIG. 14, there are no address or data bits transmitted during the second or fourth XPBus clock cycle. The fact that the XPBus clock rate is higher than the PCI clock rate allows for compatibility of the XPBus with possible future expansions in the performance of PCI bus to higher data transfer and clock rates.

In the embodiment shown in FIG. 14, there are 18 control bits, CN0 to CN17, transmitted in every two XPBus clock cycles. The first bit transmitted on the control line in each XPBus clock cycle indicates whether control bits CN0 to CN8 or control bits CN9 to CN17 will be transmitted in that cycle. A zero sent at the beginning of a cycle on the control line indicates that CN0 to CN8 will be transmitted during that cycle, whereas a one sent at the beginning of a cycle on the control line indicates that CN9 to CN17 will be transmitted during that cycle. These bits also indicate the presence or absence of data and address bits during that cycle. A zero indicates that address or data bits will be transmitted during that cycle whereas a one indicates that no address or data bits will be transmitted during that cycle.

In one embodiment, BS0 and BS1 are used to encode the PCI signals FRAME# and IRDY#, respectively. Additionally, in one embodiment, BS2 and BS3 are used to indicate the clock speed of the computer bus interface and the type of computer bus interface, respectively. For example, BS2 value of zero may indicate that a 33 MHz PCI bus of 32 bits is used whereas a BS2 value of one may indicate that a 66 MHz PCI bus of 32 bits is used. Similarly, a BS3 value of zero may indicate that a PCI bus is used whereas a BS3 value of one may indicate that another computer interface bus, such as an Institute of Electronics & Electrical Engineers (IEEE) 1394 bus, is used.

FIG. 15 is a schematic diagram of lines PCK, PD0 to PD3, and PCN. These lines are unidirectional LVDS lines for transmitting clock signals and bits such as those shown in FIGS. 13 and 14 from the HIC to the PIC. The bits on the PD0 to PD3 and the PCN lines are sent synchronously within every clock cycle of the PCK. Another set of lines, namely PCKR, PDR0 to PDR3, and PCNR, are used to transmit clock signals and bits from the PIC to HIC. The lines used for transmitting information from the PIC to the HIC have the same structure as those shown in FIG. 15, except that they transmit data in a direction opposite to that in which the lines shown in FIG. 15 transmit data. In other words they transmit information from the PIC to the HIC. The bits on the PDR0 to PDR3 and the PCNR lines are sent synchronously within every clock cycle of the PCKR. Some of the examples of control information that may be sent in the reverse direction, i.e., on PCNR line, include a request to switch data bus direction because of a pending operation (such as read data available), a control signal change in the target requiring communication in the reverse direction, target busy, and transmission error detected.

FIG. 28 is a block diagram of another embodiment of the HIC and PIC of the present invention and the interface therebetween. One important difference between the XPBuses shown in FIGS. 9 and 28 is the fact that unlike the XPBus of FIG. 9 and the XPBus of FIG. 28 does not have control lines PCN and PCNR. Another difference lies in the

US 9,703,750 B2

23

fact that the XDBus of FIG. 28 has two dedicated reset lines RSTEH# and RSTEP# instead of only one as is the case for the XDBus of FIG. 9. RSTEH# and RSTEP# are unidirectional reset and error condition signal lines that transmit a reset and error condition signal from the host PCI to the peripheral PCI and from the peripheral PCI to host PCT, respectively.

In one embodiment, each of reset lines RSTEH#, RSTEP#, and RESET# (shown in FIG. 9), is preferably a non-differential signal line consisting of one physical line. In other embodiments, one or more of the above lines may be a differential signal line having more than one physical line.

FIG. 29 shows a detailed block diagram of the HIC shown in FIG. 28. HIC 2900 shown in FIG. 29 is, other than for a few differences, identical to HIC 1000 shown in FIG. 10. Accordingly, reference numbers for components in HIC 2900 have been selected such that a component in HIC 2900 and its corresponding component in HIC 1000, have reference numbers that differ by 1900 and have the same two least significant digits. One of the differences between HIC 2900 and HIC 1000 is the fact that, unlike HIC 1000, HIC 2900 does not have a parallel to serial converter or a serial to parallel converter dedicated exclusively to CNTL out and CNTL in signals, respectively. This is due to the fact that XDBus for HIC 2900 does not contain a PCN or PCNR line. Another important difference between HIC 2900 and HIC 1000 is the fact that HIC 2900, unlike HIC 1000, has two reset lines, RSTEP# and RSTEH#, instead of only one reset line. Reset line RSTEP# is coupled to Reset & XDBus Parity Error Control Unit 2936 which receives, on the reset line RSTEP#, a reset signal and a parity error signal generated by the PIC, sends a reset signal to the CPU CNTL & GPIO latch/driver 2990, and controls retransmission of bits from the parallel to serial converters 2932. Reset & XDBus Parity Error Detection and Control Unit 2946 takes bits from serial to parallel converters 2942, performs a parity check to detect any transmission error, and sends reset and parity error signals to the PIC on the reset line RSTEH#. The reset and parity error signals may be distinguished by different signal patterns and/or different signal durations. In the two reset line system, the reset and error parity signals are transmitted on the same line and it is possible to send a parity error confirmation signal on one line while receiving a reset signal on the other line. Because HIC 2900 provides for parity error detection, the parallel to serial converters 2932 include buffers. The buffers in parallel to serial converters 2932 store previously transmitted bits (e.g., those transmitted within the previous two clock cycles) for retransmission if transmission error is detected and a parity error signal is received on line RSTEP#. It is to be noted that parallel to serial converters 1032 do not contain buffers such as those obtained in parallel to serial converters 2932 for purposes of retransmission since HIC 1000 does not provide for parity error signal detection. Yet another difference between HIC 1000 and HIC 2900 is the fact that in HIC 2900 clock multipliers 2931 and 2941 multiply the PCK and PCKR clocks, respectively, by a factor of 6 rather than 10 because the XDBus coupled to HIC 2900 transmits six bit packets instead of ten bit packets during each XDBus clock cycle. Sending a smaller number of bits per XDBus clock cycle provides the benefit of improving synchronization between the data latching clock output by clock multipliers 2931 and 2941 and the XDBus clocks, PCK and PCKR. In another embodiment, one may send 5 or some other number of bits per XDBus clock cycle. As mentioned above, the remaining elements in HIC 2900 are identical to those in HIC 1000 and reference

24

to the description of the elements in HIC 1000 may be made to understand the function of the corresponding elements in HIC 2900.

FIG. 30 shows a detailed block diagram of the PIC shown in FIG. 28. PIC 3000 is, but for the differences discussed above between HICs 2900 and 1000, identical to PIC 1100. Accordingly, reference numbers for components in PIC 3000 have been selected such that a component in PIC 3000 and its corresponding component in PIC 1100 have reference numbers that differ by 1900 and have the same two least significant digits. Reference may be made to (1) the description above of PIC 1100 and (2) the discussion above of the differences between HICs 1000 and 2900 for a full understanding of the elements of PIC 3000. With respect to Reset & XDBus Parity Error Control Unit 3036 and Reset & XDBus Parity Error Detection & Control Unit 3046, it is to be noted that they serve the same type of functions as those performed by Reset & XDBus Parity Error Control Unit 2936 and Reset & XDBus Parity Error Detection & Control Unit 2946, respectively, except that Reset & XDBus Parity Error Control Unit 3036 receives a reset and parity error signal on reset line RSTEH# instead of RSTEP# and Reset & XDBus Parity Error Detection & Control Unit 3046 sends a reset and parity error signal on RSTEP# instead of RSTEH#.

FIG. 31 is a schematic diagram of the lines PCK and PD0 to PD3. These lines are unidirectional LVDS lines for transmitting signals from HIC 2900 to PIC 3000. Another set of lines, namely PCKR and PDR0 to PDR3, are used to transmit clock signals and bits from PIC 3000 to HIC-2900.

The XDBus which includes lines PCK, PD0 to PD3, PCN, PCKR, PDR0 to PDR3, and PCNR, has two sets of unidirectional lines transmitting clock signals and bits in opposite directions. The first set of unidirectional lines includes PCK, PD0 to PD3, and PCN. The second set of unidirectional lines includes PCKR, PDR0 to PDR3, and PCNR. Each of these unidirectional set of lines is a point-to-point bus with a fixed transmitter and receiver, or in other words a fixed master and slave bus. For the first set of unidirectional lines, the HIC is a fixed transmitter/master whereas the PIC is a fixed receiver/slave. For the second set of unidirectional lines, the PIC is a fixed transmitter/master whereas the HIC is a fixed receiver/slave. The LVDS lines of XDBus, a cable friendly and remote system I/O bus, transmit fixed length data packets within a clock cycle.

The XDBus lines, PD0 to PD3, PCN, PDR0 to PDR3 and PCNR, and the video data and clock lines, VPD and VPCK, are not limited to being LVDS lines, as they may be other forms of bit based lines. For example, in another embodiment, the XDBus lines may be IEEE 1394 lines.

It is to be noted that although each of the lines PCK, PD0 to PD3, PCN, PCKR, PDR0 to PDR3, PCNR, VPCK, and VPD is referred to as a line, in the singular rather than plural, each such line may contain more than one physical line. For example, in the embodiment shown in FIG. 23, each of lines PCK, PD0 to PD3 and PCN includes two physical lines between each driver and its corresponding receiver. The term line, when not directly preceded by the terms physical or conductive, is herein used interchangeably with a signal or bit channel which may consist of one or more physical lines for transmitting a signal. In the case of non-differential signal lines, generally only one physical line is used to transmit one signal. However, in the case of differential signal lines, a pair of physical lines is used to transmit one signal. For example, a bit line or bit channel in an LVDS or IEEE 1394 interface consists of a pair of physical lines which together transmit a signal.

US 9,703,750 B2

25

A bit based line (i.e., a bit line) is a line for transmitting serial bits. Bit based lines typically transmit bit packets and use a serial data packet protocol. Examples of bit lines include an LVDS line, an IEEE 1394 line, and a Universal Serial Bus (USB) line.

FIG. 27 is a table showing different types of first nibbles and their corresponding data packet types. The reserved data packet types can be used to support non-PCI bus transactions, e.g., USB transactions. The bits sent in the first nibble of each data packet indicate the type of that data packet.

FIG. 16 is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals. The pins represent those between the host PCI bus and the HIC.

FIG. 17 is a block diagram of the components in one computer system employing the present invention. The computer system comprises an attached computer module (ACM), a peripheral console (PCON), and the interconnection apparatus between them. The ACM includes the central processing unit (CPU) 1710, system memory 1720, high performance devices 1750, primary mass storage 1730, and related interface and support circuitry 1740. The PCON includes primary display 1810, primary input 1820, secondary mass storage 1750, other devices 1860, expansion slots 1870, the primary power supply 1830, and related interface and support circuitry 1840. The interconnection apparatus 1900 includes circuitry to convey power and operational signals between the ACM and PCON.

Within the ACM 1700, the CPU 1710 executes instructions and manipulates data stored in the system memory. The CPU 1710 and system memory 1720 represent the user's core computing power. The core computing power may also include high performance devices 1750 such as advanced graphics processor chips that greatly increase overall system performance and which, because of their speed, need to be located close to the CPU. The primary mass storage 1730 contains persistent copies of the operating system software, application software, configuration data, and user data. The software and data stored in the primary mass storage device represent the user's computing environment. Interface and support circuitry 1740 primarily includes interface chips and signal busses that interconnect the CPU, system memory, high performance devices, and primary mass storage. The interface and support circuitry also connects ACM-resident components with the ACM-to-PCON interconnection apparatus as needed.

Within the PCON 1800, the primary display component 1810 may include an integrated display device or connection circuitry for an external display device. This primary display device may be, for example, an LCD, plasma, or CRT display screen used to display text and graphics to the user for interaction with the operating system and application software. The primary display component is the primary output of the computer system, i.e., the paramount vehicle by which programs executing on the CPU can communicate toward the user.

The primary input component 1820 of the PCON may include an integrated input device or connection circuitry for attachment to an external input device. The primary input may be, for example, a keyboard, touch screen, keypad, mouse, trackball, digitizing pad, or some combination thereof to enable the user to interact with the operating system and application software. The primary input component is the paramount vehicle by which programs executing on the CPU receive signals from the user.

The PCON may contain secondary mass storage 1850 to provide additional high capacity storage for data and soft-

26

ware. Secondary mass storage may have fixed or removable media and may include, for example, devices such as diskette drives, hard disks, CD-ROM drives, DVD drives, and tape drives.

The PCON may be enhanced with additional capability through the use of integrated "Other Devices" 1860 or add-on cards inserted into the PCON's expansion slots 1870. Examples of additional capability include sound generators, LAN connections, and modems. Interface and support circuitry 1840 primarily includes interface chips, driver chips, and signal busses that interconnect the other components within the PCON. The interface and support circuitry also connects PCON-resident components with the ACM-to-PCON interconnection apparatus as needed.

Importantly, the PCON houses the primary power supply 1830. The primary power supply has sufficient capacity to power both the PCON and the ACM 1700 for normal operation. Note that the ACM may include a secondary "power supply" in the form, for example, of a small battery. Such a power supply would be included in the ACM to maintain, for example, a time-of-day clock, configuration settings when the ACM is not attached to a PCON, or machine state when moving an active ACM immediately from one PCON to another. The total energy stored in such a battery would, however, be insufficient to sustain operation of the CPU at its rated speed, along with the memory and primary mass storage, for more than a fraction of an hour, if the battery were able to deliver the required level of electrical current at all.

FIG. 18 is a block diagram of an attached computing module (ACM) 1700. The physical ACM package 1700 contains the ACM functional components 1701 and the ACM side of the ACM-to-PCON Interconnection 1900. The ACM 1701 comprises a CPU component 1710, a system memory component 1720, a primary mass storage component 1730, a high performance devices components 1750, and an interface and support component 1740.

The ACM side of the ACM-to-PCON Interconnection 1900 comprises a Host Interface Controller (HIC) component 1920 and an ACM connector component 1930. The HIC 1920 and connector 1930 components couple the ACM functional components 1700 with the signals of an ACM-to-PCON interface bus 1910 used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus 1910 comprises conveyance for electrical power 1914 and signals for a peripheral bus 1912, video 1916, video port 1917, and console type 1918. The preferred ACM-to-PCON Interconnection 1900 is described in detail in a companion U.S. patent application Ser. No. 09/149,882, entitled "A Communication Channel and Interface Devices for Bridging Computer Interface Buses," by the same inventor, filed on the same day herewith, and hereby incorporated by reference. The preferred ACM-to-PCON interconnection 1900 includes circuitry to transmit and receive parallel bus information from multiple signal paths as a serial bit stream on a single signal path. This reduces the number of physical signal paths required to traverse the interconnection 1900. Further, employing low-voltage differential signaling (LVDS) on the bit stream data paths provides very reliable, high-speed transmission across cables. This represents a further advantage of the present invention.

The CPU component 1710 of the ACM functional circuitry 1701 of the presently described embodiment comprises a microprocessor 1712, which is the chief component of the personal computer system, power supply connection point 1713, and cache memory 1714 tightly coupled to the microprocessor 1712 by the CPU-to-cache bus 1714 com-

US 9,703,750 B2

27

prising signal paths for address, data, and control information. The microprocessor 1712 of this embodiment is one of the models from the Pentium II family of processors from Intel Corporation. Microprocessor 1712 receives electrical power from power bus 1768 via connection point 1713. Microprocessor 1712 couples to the Host Interface Controller (HIC) 1920 via CPU-to-HIC bus 1763 comprising signal paths to exchange control information such as an interrupt request. Microprocessor 1712 also couples to CPU Bridge 1746 via CPU main bus 1764 comprising signal paths for address, data, and control information.

The CPU Bridge component 1746 of the interface and support circuitry 1740 operates to couple the high speed CPU main bus 1764 to specialty buses of varying speeds and capability that connect other computer components. The CPU Bridge of the presently described embodiment incorporates memory controller circuitry, advanced graphics processor support circuitry, and a general, industry-standard PCI bus controller in a single package. A CPU Bridge 1746 such as the 82443LX PCI/AGP Controller from Intel Corporation may be used.

The system memory component 1720 of the ACM functional circuitry 1701 in the present embodiment comprises main system memory (RAM) 1722, BIOS memory 1724, and flash memory 1726. The system memory 1720 is used to contain data and instructions that are directly addressable by the CPU. The RAM 1722 comprises volatile memory devices such as DRAM or SDRAM memory chips that do not retain their stored contents when power is removed. This form of memory represents the largest proportion of total system memory 1720 capacity. The BIOS memory 1724 comprises non-volatile memory devices such as ROM or EPROM memory chips that retain their stored contents regardless of the application of power and are read-only memory under normal operating conditions. The BIOS memory 1724 stores, for example, start-up instructions for the microprocessor 1712 and sets of instructions for rudimentary input/output tasks. The flash memory 1726 comprises non-volatile memory devices that retain their stored contents regardless of the application of power. Unlike the BIOS non-volatile memory, however, the stored contents of the flash memory 1726 are easily changed under normal operating conditions. The flash memory 1726 may be used to store status and configuration data, such as security identifiers or ACM specifications like the speed of the microprocessor 1712. Some embodiments may combine the BIOS functions into the flash memory device, thus permitting BIOS contents to be rewritten, improving field upgradability.

The main system memory (RAM) 1722 is coupled to memory controller circuitry resident within the CPU Bridge 1746 via direct memory bus 1765. The BIOS 1724 and flash memory 1726 are coupled to HIC 1920 via switched memory bus 1766. This permits the BIOS 1724 and flash 1726 memories to be accessed by circuitry in the HIC 1920 or other circuitry connected thereto. The direct memory bus 1765 and the switch memory bus 1766 each comprises conductors to convey signals for data, address, and control information.

The primary mass storage component 1730 of the ACM functional circuitry 1701 in the present embodiment comprises a compact hard disk drive with an industry-standard, IDE interface. The hard disk drive (HDD) 1732 has a formatted storage capacity sufficient to contain an operating system for the computer, application software desired by the user, and related user configuration and operating parameter data. The HDD 1732 in the present embodiment serves as

28

the "boot" device for the personal computer from which the operating system is loaded into RAM 1722 by the start-up program stored in the BIOS 1724.

The present HDD 1732 has a capacity of approximately 2,000 megabytes to provide adequate storage for common software configurations and reasonable space for user data. One example of a common software configuration includes the Windows 95 operating system from Microsoft Corporation, a word processing program, a spreadsheet program, a presentation graphics program, a database program, an email program, and a web browser such as Navigator from Netscape Corporation. The hard disk 1732 stores program and data files for each software component, including files distributed by the vendor as well as files created or updated by operation of the software after it is installed. For example, a word processor program may maintain information about a user's identity and latest preferences in an operating system registry file. Or, for example, the web browser may maintain a file of the user's favorite web sites or most recently viewed web pages. An HDD with 2000 megabyte capacity is readily available in the small size of hard disk (e.g., 2.5-inch or 3.5-inch) to minimize the space required within the ACM for the primary mass storage device 1730.

The HDD 1732 is coupled to IDE controller circuitry 1748 via IDE bus 1772. The IDE controller circuitry 1748 is coupled to the CPU Bridge 1746 via the Host PCI bus 1767. IDE controllers and busses, and the PCI bus are well known and understood in the industry. The above components operate together to couple the hard disk drive 1732 to the microprocessor 1712.

The high performance devices component 1750 of the ACM functional circuitry 1701 in the present embodiment comprises an Advanced Graphics Processor (AGP) 1752. The Model 740 Graphics Device froth Intel Corporation may be used in the present embodiment as the AGP.

Increases in computer screen size, graphics resolution, color depth, and visual motion frame rates, used by operating system and application software alike, have increased the computing power required to generate and maintain computer screen displays. An AGP removes a substantial portion of the graphics computing burden from the CPU to the specialized high-performance processor, but a high level of interaction between the CPU and the specialized processor is nonetheless required. To maximize the effective contribution of having a specialized processor in the presently described embodiment, the AGP 1752 is located in the ACM 1700, where it is in close proximity to the microprocessor 1712. The AGP 1752 is coupled to the microprocessor 1712 via the advanced graphics port bus 1773 of the CPU Bridge 1746. The visual display signal generated by the AGP are conveyed toward actual display devices at the peripheral console (PCON) via video signal bus 1770. Video information from a source external to the ACM and appearing as video port signals 1917 may be conveyed to the AGP 1752 via video port signal path 1771.

Other types of high performance components may be included in different ACM configurations. For example, an interface to an extremely high speed data communication facility may be desirable in some future computer where CPU-to-network interaction is of comparable intensity to today's CPU-to-graphics interaction. Because such high performance components tend to be high in cost, their inclusion in the ACM is desirable. Inclusion of high cost, high performance components in the ACM concentrates a user's core computing power and environment in a portable package. This represents a further advantage of the invention.

US 9,703,750 B2

29

The interface and support component **1740** of the ACM functional circuitry **1701** in the present embodiment comprises circuitry for power regulation **1742**, clocking **1744**, CPU Bridge **1746**, IDE controller **1748**, and signal conveyance paths **1761-1774**. The CPU Bridge **1746** couples the CPU component **1710** of the ACM **1700** with the other components of the ACM **1720-1750** and the CPU-to-PCON Interconnection **1900**. The CPU Bridge **1746** and IDE controller **1748** have already been discussed. Power regulation circuitry **1742** receives electrical power via the electrical power conduction path **1914** of the CPU-to-PCON Interconnection **1900**, conditions and distributes it to the other circuitry in the ACM using power distribution bus **1768**. Such regulation and distribution is well known and understood in the art.

Clocking circuitry **1744** generates clock signals for distribution to other components within the ACM **1700** that require a timing and synchronization clock source. The CPU **1710** is one such component. Often, the total power dissipated by a CPU is directly proportional to the frequency of its main clock signal. The presently described embodiment of the ACM **1700** includes circuitry that can vary the frequency of the main CPU clock signal conveyed to the CPU via signal path **1762**, in response to a signal received from the host interface controller (HIC) **1920** via signal path **1761**. The generation and variable frequency control of clocking signals is well understood in the art. By varying the frequency, the power consumption of the CPU (and thus the entire ACM) can be varied.

The variable clock rate generation may be exploited to match the CPU power consumption to the available electrical power. Circuitry in the host interface controller (HIC) **1920** of the presently described embodiment adjusts the frequency control signal sent via signal path **1761** to the clocking circuitry **1744**, based on the "console type" information signal **1918** conveyed from the peripheral console (PCON) by the CPU-to-PCON interconnection **1900**. In this arrangement, the console type signal originating from a desktop PCON would result in the generation of a maximum speed CPU clock. The desktop PCON, presumably has unlimited power from an electrical wall outlet and does not need to sacrifice speed for power conservation. The console type signal originating from a notebook PCON would, however, result in the generation of a CPU clock speed reduced from the maximum in order to conserve battery power and extend the duration of computer operation obtained from the energy stored in the battery. The console type signal originating from a notepad PCON would result in the generation of a CPU clock speed reduced further yet, the notepad PCON presumably having smaller batteries than the notebook PCON. Inclusion of control signals and circuitry to affect a CPU clock signal varying in frequency according to characteristics of the PCON to which the ACM is connected facilitates the movement of the user's core computing power and environment to different work settings, which is a further advantage of the present invention.

FIG. **19** illustrates an external view of one embodiment of an ACM. The case **2010** of the ACM **1700** is generally rectangular in shape, preferably constructed of a strong, lightweight, rigid material that will protect the internal components from mechanical and environmental exposure. Plastics may readily be used to construct the case **2010**. The case **2010** completely surrounds the internal components, being generally an 8-sided box. FIG. **19** shows the top **2012**, right **2014**, and rear **2016** surfaces of the ACM case **2010**. Rear edges **2018** of the case joining the rear surface **2016** with its adjoining surfaces may be beveled or rounded to

30

facilitate insertion of the ACM **1700** into the computer bay of the PCON. Notches **2040** may be formed by projecting small surfaces inward from otherwise generally flat surfaces of the ACM case **2010**. The notches **2040** may be used to engage with mechanical devices mounted in and about a computer bay. Such mechanical devices can be employed to secure the ACM into position within a computer bay for reliability and security. Openings **2017** are formed into the rear surface **2016** of the ACM case **2010** through which to project connectors **1930a** and **1930b**. In one embodiment the case **2010** is approximately 5.75 inches wide by 6.5 inches deep by 1.6 inches high.

Connectors **1930a** and **1930b** are part of the ACM-to-PCON Interconnection as described earlier in reference to FIGS. **3** and **4**. When the ACM **1700** is inserted into the computer bay of a peripheral console (PCON), connectors **1930a** and **1930b** mate with corresponding connectors located at the rear of the computer bay to electrically couple the ACM with the PCON containing the computer bay. Details concerning the ACM-to-PCON Interconnection can be found in the U.S. patent application entitled "A Communication Channel and Interface Devices for Bridging Computer Interface Buses," already incorporated herein by reference. The connectors **1930a** and **1930b** used in one embodiment are connectors complying with the Device Bay industry standard as documented in "Device Bay Interface Specification," revision 0.85, Feb. 6, 1998. Such connectors have specifically been designed to stand up to the rigors of repeated insertion and withdrawal.

Cooling plate **2030** forms part of the top surface **2012** of ACM **1700**. The cooling plate **2030** may be mounted to, or project through an opening formed in, case **2010**. Similarly, electromagnetic interference (EMI)/electrostatic discharge (ESD) grounding plate **2032** forms part of the right surface **2014** of ACM **1700**. The grounding plate **2032** may be mounted to, or project through an opening formed in, case **2010**. Cooling plate **2030** and grounding plate **2032** compressively mate with counterparts when the ACM is fully inserted into the computer bay. The counterparts located along the boundaries of the computer bay conduct dangerous heat and electrical charges away from the ACM. Inside the ACM, cooling plate **2030** thermally couples to heat-sensitive components such as CPU **1710** by methods well known in the art. Similarly, grounding plate **2032** electrically couples to EMI/ESD-sensitive components, such as a micro-processor, by methods well known in the art.

LCD display **2050** forms part of the right surface **2014** of ACM **1700**. The LCD display may be mounted to, or project through an opening formed in, case **2010**. The LCD display may contain indicators about the status of the ACM. Such indicators may display, for example, the time-of-day from a time-of-day clock contained within the ACM, or the amount of charge remaining in an ACM-resident battery, or certain configuration options recorded in flash memory. The LCD display **2050** provides display capability for a limited amount of information, most useful when the ACM is separated from a PCON (and is thus separated from a full-capability, primary display device).

FIG. **19b** illustrates one possible embodiment of a computer bay. A computer bay **1890** acts as a receptacle for lodging an ACM (such as the one shown in FIG. **20**) within a desktop PCON. The illustrated computer bay **1890** provides an ACM with housing and with signal flow, electrical grounding, heat transfer, and mechanical connections. While many physical arrangements between the ACM and PCON are possible, the use of an enclosed computer bay as the one illustrated in FIG. **20b** offers many advantages. For example,

US 9,703,750 B2

31

the illustrated computer bay **1890** provides physical protection for the ACM. The computer bay may also be easily incorporated into industry standard form factors used in the manufacture of desktop personal computers (e.g., the ACM and associated computer bay could be designed to fit within the volume occupied by a standard-size disk drive).

The computer bay **1890** appearing in FIG. **20b** is shown mounted within the confines of PCON case **1802**. The computer bay **1890** comprises frame **1891** and signal flow, grounding, cooling, and locking components as described below. Mounting flanges **1898** of frame **1891** may be used to attach the computer bay **1890** to the PCON structure. The computer bay **1890** is prominently defined by frame **1891** generally forming a cavity in which to lodge an ACM. As such, the interior cavity formed by frame **1891** closely approximates the exterior dimensions of a compatible ACM. The top **1893**, right **1894**, and rear **1895** sides of the computer bay frame **1891** are visible. The computer bay frame **1891** also includes substantial bottom and left sides which are not shown. The front side of the frame **1891** (not shown) is open to allow the insertion of the ACM. Frame **1891** is constructed of metal for strength and to facilitate the conductance of heat and undesired electrical currents away from the ACM.

In the presently described embodiment, the weight of an inserted ACM is largely borne by the bottom side (not shown) of computer bay frame **1891**. Alternative embodiments are possible where, for example, the weight of the ACM is borne by rails running longitudinally down the right and left sides of the computer bay cavity that engage corresponding grooves running longitudinally down the right and left sides of an ACM.

FIG. **20** illustrates the internal component layout for one embodiment of an ACM. All components are contained within the confines of the ACM case **510**, except for connectors **1930a** and **1930b** which extend from the rear of the ACM **1700** to engage mating connectors (not shown) that will couple the ACM circuitry with the PCON circuitry. Main circuit board **2110** provides electrical connections for circuitry within the ACM and mounting for many of its components **1724**, **1722**, **17221**, **1752**, **1742**, **1748**, **1920**, and **1930**. The fabrication and use of such circuit boards is well known and understood in the art. Connector **2122** is also mounted on main circuit board **2110** and mates with mobile processor module **2120**. Mobile processor module **2120** represents a form of packaging for a microprocessor and related components. The illustrated mobile processor module **2120** is a self-contained unit that includes a microprocessor **1712**, CPU cache **1714**, and CPU bridge **1746** operatively interconnected by the manufacturer. An example of one such module is the Pentium Processor with MMX Technology Mobile Module from Intel Corporation (order number 24 3515-001, September 1997). One skilled in the art recognizes that discrete microprocessor, cache, and bridge could have been employed and mounted directly to the main circuit board.

The mobile processor module **2120** blocks the view, from the top, of the system BIOS **1724**. Similarly, hard disk drive **1732** hides RAM memory **1722**, the high performance graphics processor **1752**, the host interface controller **1920**, and flash memory **1726**. Memory upgrade socket **2130** remains exposed to facilitate installation of additional RAM memory **1722**. Power regulator **1742**, like the memory upgrade socket, enjoys a generous amount of overhead clearance to accommodate its vertical size. The area including IDE controller **1748** also enjoys overhead clearance to facilitate a cable connection with the hard disk drive **1732**.

32

The functional interconnection and operation of components contained within the ACM and depicted in FIG. **20** has already been described in relation to FIG. **18** for like numbered items appearing therein.

FIG. **21** is a block diagram of a peripheral console (PCON). A peripheral console couples with an ACM to form an operating personal computer system. The peripheral console (PCON) supplies an ACM with primary input, display, and power supply; the ACM supplies the core computing power and environment of the user. In the presently described embodiment the physical PCON package **200** contains the PCON functional components **1801** and the PCON side of the ACM-to-PCON Interconnection **1900**. The PCON functional components **1801** comprise primary display **1810**, a primary input **1820**, a primary power supply **1830**, interface and support **1840**, secondary mass storage **1850**, other devices **1860**, and expansion slots **1870**.

The PCON side of the ACM-to-PCON Interconnection **1900** comprises a Peripheral Interface Controller (PIC) component **1940**, a PCON connector component **1950**, console-type component **1942**, and flash memory device **1948**. The PIC **1940** and connector **1950** components couple the PCON functional components **1801** with the signals of an ACM-to-PCON interface bus **1910** used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus **1910** comprises conveyance for electrical power **1914** and signals for a peripheral bus **1912**, video **1916**, video port **1917**, and console-type **1918**. The preferred ACM-to-PCON Interconnection **1900** is described in detail in the U.S. patent application entitled "A Communication Channel and Interface Devices for Bridging Computer Interface Buses," already incorporated herein by reference.

Connector component **1950** may be selected to mate directly with the connector component **1930** of an ACM (shown in FIG. **18**). Alternatively, connector component **1950** may be selected to mate with, for example, the connector on one end of a cable intervening between the PCON and an ACM in a particular embodiment, such as cable **1964** shown in FIG. **19B**. FIG. **24** shows an attached computer module with a "Plug & Display" port and direct power connection. The ACM-to-PCON interconnection described in the aforementioned companion patent application has the advantage of providing reliable signal conveyance across low cost cables.

Flash memory device **1948** provides non-volatile storage. This storage may be accessible to devices in both the ACM and the PCON, including the host interface controller and the peripheral interface controller to which it is connected. As such, flash memory **1948** may be used to store configuration and security data to facilitate an intelligent mating between an ACM and a PCON that needs no participation of the CPU.

The primary display component **1810** of the PCON functional circuitry **1801** of the presently described embodiment comprises integrated display panel **1812** and video connector **1813**. Integrated display panel **1812** is a color LCD display panel having a resolution of 640 horizontal by 480 vertical pixels. 640-by-480 resolution is popularly considered to be the minimum screen size to make practical use of the application software in widespread use today. One skilled in the art recognizes that the type and resolution of the display can vary greatly from embodiment to embodiment, depending on factors such as cost and intended application. Any display device may be used, without departing from the scope and spirit of the invention, that provides principal visual output to the computer user for

US 9,703,750 B2

33

operating system and application software executing in its customary and intended fashion using the CPU component (1710 of FIG. 17) of an ACM presently coupled to PCON 1800.

Integrated display panel 1812 is coupled to video signal bus 1849 and displays a screen image in response to video signals presented on bus 1849. Certain pins of connector 1950 receive video output signals 1916 of the ACM-to-PCON interface bus 1910 from a mated connector that is coupled to an ACM. These certain pins of connector 1950 couple to video signal bus 1849 which conveys the video output signals 316 throughout the PCON 1800 as needed. Video connector 1813 is exposed at the exterior of PCON 1800 and couples to video signal bus 1849. Connector 1813 permits easy attachment of an external display device that is compatible with the signals carried by bus 1849, such as a CRT monitor (not shown). The external display device may be used in addition, or as an alternative, to integrated display panel 1812.

The isolation of the relatively heavy and sizable primary display 1810 from the core computing power and user environment contained within an ACM represents a further advantage of the present invention.

The primary input component 1820 of the PCON functional circuitry 1801 of the presently described embodiment comprises keyboard interface circuitry 1822, keyboard connector 1823, pointer interface circuitry 1824, and pointer connector 1825. Keyboard interface circuitry 1822 and pointer interface circuitry 1824 connect to ISA bus 1845 and are thereby coupled to the CPU component (1710 of FIG. 17) of any ACM attached to PCON 1800. Keyboard interface circuitry 1822 interfaces a standard computer keyboard (not shown), attached at connector 1823, to ISA bus 1845. Pointer interface circuitry 1822 interfaces a standard computer pointing device (not shown), such as a computer mouse attached at connector 1825, to ISA bus 1845. Computer keyboards, pointing devices, connectors 1823, 1825, keyboard interface circuitry 1822, and pointer interface circuitry 1824 are well known in the art. The isolation of the relatively heavy and sizable primary input devices 1820 from the core computing power and user environment contained within an ACM represents a further advantage of the present invention.

The primary power supply component 1830 of the PCON functional circuitry 1801 of the presently described embodiment provides electrical energy for the sustained, normal operation of the PCON 1800 and any ACM coupled to connector 1950. The power supply may be of the switching variety well known in the art that receives electrical energy from an AC source 1889, such as a wall outlet. Power supply 1830 reduces the alternating current input voltage, to a number of distinct outputs of differing voltages and current capacities. The outputs of power supply 1830 are applied to power bus 1831. Power bus 1831 distributes the power supply outputs to the other circuitry within the PCON 1800. Bus 1831 also connects to certain pins of connector 1950 to provide the electrical power 1914 for an ACM conveyed by ACM-to-PCON interconnection 1900. The isolation of the usually heavy power supply 1830 from the core computing power and user environment contained within the ACM represents a further advantage of the present invention.

The interface and support component 1840 of the PCON functional circuitry 1801 of the presently described embodiment comprises peripheral bridge 1846, diskette controller 1842, IDE controller 1848, and signal conveyance paths 1841, 1843, 1844, 1845, 1847 and 1849. Peripheral bridge 1846 couples PCI peripheral bus 1841 with peripheral

34

busses of other formats such as ISA peripheral bus 1845 and others 1847. PCI and ISA peripheral busses are industry standards, well known and understood in the art. Other peripheral busses 1847 may include, for example, a bus compliant with the universal serial bus (USB) industry standard. While other embodiments of a peripheral console 1800 may include a single peripheral bus that is coupled to an attached ACM via ACM-to-PCON interconnection 1900, such as PCI bus 1841, this embodiment includes peripheral bridge 1846 to establish additional busses 1845, 1847. The additional busses 1845, 1847 permit the use of the many low-cost and readily available components compatible with these bus specifications.

Diskette controller 1842 interfaces a floppy disk drive 1854 with the CPU component 1710 of an attached ACM (shown in FIG. 18) so that the CPU may control and use the diskette drive 1854 hardware to store and retrieve data. Diskette controller 1842 couples to the CPU via a connection to ISA bus 1845. Diskette controller 1842 connects to the diskette drive 1854 via one of device cables 1843.

Similarly, IDE controller 1848 interfaces a hard disk drive 1852 and a CDROM drive 1856 with the CPU component 1710 of an attached ACM (shown in FIG. 18) so that the CPU may control and use the hard disk drive 1852 and CDROM 1856 hardware to store and retrieve data. IDE controller 1848 couples to the CPU via connection to PCI peripheral bus 1841. IDE controller 1848 connects to each of hard disk drive 1852 and CD-ROM drive 1856 via one of device cables 1843. Some embodiments of PCON 1800 may take advantage of VLSI integrated circuits such as an 82371SB (PIIX4) integrated circuit from Intel Corporation. An 82371SB integrated circuit includes circuitry for both the peripheral bridge 1846 and the IDE controller 1848 in a single package.

The secondary mass storage component 1850 of the PCON functional circuitry 1801 of the presently described embodiment comprises diskette drive 1854, hard disk drive 1852, and CD-ROM drive 1856. Secondary mass storage 1850 generally provides low-cost, non-volatile storage for data files which may include software program files. Data files stored on secondary mass storage 1850 are not part of a computer user's core computing power and environment. Secondary mass storage 1850 may be used to store, for example, seldom used software programs, software programs that are used only with companion hardware devices installed in the same peripheral console 1800, or archival copies of data files that are maintained in primary mass storage 1750 of an ACM (shown in FIG. 18). Storage capacities for secondary mass storage 1850 devices may vary from the 1.44 megabytes of the 3.5-inch high density diskette drive 1854, to more than 10 gigabytes for a large format (5-inch) hard disk drive 1852. Hard disk drive 1852 employs fixed recording media, while diskette drive 1854 and CD-ROM drive 1856 employ removable media. Diskette drive 1854 and hard disk drive 1852 support both read and write operations (i.e., data stored on their recording media may be both recalled and modified) while CD-ROM drive 1856 supports only read operations.

The other devices component 1860 of the PCON functional circuitry 1801 of the presently described embodiment comprises a video capture card. A video capture card accepts analog television signals, such as those complying with the NTSC standard used for television broadcast in the United States, and digitizes picture frames represented by the analog signal for processing by the computer. Video capture cards at present are considered a specialty, i.e., not ubiquitous, component of personal computer systems. Digitized

US 9,703,750 B2

35

picture information from video capture card **1860** is carried via signal conveyance path **1844** to the peripheral interface controller **1940** which transforms it to the video port signals **1917** of the ACM-to-PCON interconnection **1900** for coupling to the advanced graphics processor **1752** in an attached ACM (shown in FIG. **18**).

Video capture card **1860** is merely representative of the many types of "other" devices that may be installed in a PCON to expand the capabilities of the personal computer. Sound cards and laboratory data acquisition cards are other examples. Video capture card **1860** is shown installed in one of expansion slots **1870** for coupling to the interface and control circuitry **1840** of the PCON. Any of other devices **1860** could be coupled to the interface and control circuitry **1840** of the PCON by different means, such as direct installation on the circuit board that includes the interface and control circuitry **1840**; e.g., a motherboard.

The expansion slots component **1870** of the PCON functional circuitry **1801** of the presently described embodiment comprises PCI connectors **1871** and ISA connectors **1872**. A circuit card may be inserted into one of the connectors **1871**, **1872** in order to be operatively coupled with the CPU **1710** of an attached ACM (shown in FIG. **18**). Each of connectors **1871** electrically connects to PCI bus **1841**, and may receive and hold a printed circuit card which it electrically couples to PCI bus **1841**. Each of connectors **1872** electrically connects to ISA bus **1845**, and may receive and hold a printed circuit card which it electrically couples to ISA bus **1845**. The PCI **1841** and ISA **1845** busses couple to the CPU **1710** of an attached ACM (shown in FIG. **18**) by circuitry already described.

An embodiment of a detachable computing module in accordance with the present invention, for attachment to a peripheral console for forming a fully operational computer system, comprises, an enclosure, a CPU, a memory coupled to said CPU, and a mass storage coupled to said CPU. The module further comprises interconnection circuitry coupled to said CPU, said interconnection circuitry connectable to a peripheral console. The CPU is uncoupled from any primary input circuitry when said interconnection circuitry is disconnected from a peripheral console.

An alternative embodiment of a detachable computing module in accordance with the present invention, for attachment to a peripheral console for forming a fully operational computer system, comprises an enclosure, a CPU, a memory coupled to said CPU, and a mass storage coupled to said CPU. The module further comprises interconnection circuitry coupled to said CPU, said interconnection circuitry connectable to a peripheral console. The CPU is uncoupled from any primary output circuitry when said interconnection circuitry is disconnected from a peripheral console.

Various modifications to the preferred embodiment can be made without departing from the spirit and scope of the invention. (A limited number of modifications have already been described in the preceding discussion.) For example, a particular embodiment may insert another layer of bus bridging between the CPU bridge and the Peripheral bridge. This may be desirable if, for example, a vendor wants to implement a proprietary, general-purpose bus having intermediate performance characteristics that fall between those of the high-performance general purpose bus originating at the CPU, and the slower general purpose PCI bus. Thus, the foregoing description is not intended to limit the invention as set forth.

In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:

36

- 1) A CPU with cache memory;
- 2) Core logic device or means;
- 3) Main memory;
- 4) A single primary Hard Disk Drive ("HDD") that has a security program;
- 5) Flash memory with system BIOS and programmable user password;
- 6) Operating System, application software, data files on primary HDD;
- 7) An interface device and connectors to peripheral console;
- 8) A software controllable mechanical lock, lock control means, and other accessories.

The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present security system are described in more detail below.

FIG. **22** is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The layout diagram illustrates the top-view of the module **22**, where the backside components (e.g., Host Interface Controller) are depicted in dashed lines. The layout diagram has a first portion, which includes a central processing unit ("CPU") module **2200**, and a second portion, which includes a hard drive module **2220**. A common printed circuit board **2237** houses these modules and the like. Among other features, the ACM includes the central processing unit module **2200** with a cache memory **2205**, which is coupled to a north bridge unit **2221**, and a host interface controller **2201**. The host interface controller includes a lock control **2203**. As shown, the CPU module is disposed on a first portion of the attached computer module, and couples to connectors **2217**. Here, the CPU module is spatially located near connector **2217**.

The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.

In the CPU module, host interface controller **2201** is coupled to BIOS/flash memory **2205**. Additionally, the host interface controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The present invention has a host interface controller that has lock control **2203** to provide security features to the present ACM. Furthermore, the present invention uses a flash memory that includes codes to provide password protection or other electronic security methods.

The second portion of the attached computer module has the hard drive module **2220**. Among other elements, the hard drive module includes north bridge **2221**, graphics accelerator **2223**, graphics memory **2225**, a power controller **2227**, an IDE controller **2229**, and other components. Adjacent to and in parallel alignment with the hard drive module is a personal computer interface ("PCI") bus **2231**, **2232**. A power regulator **435** is disposed near the PCI bus.

US 9,703,750 B2

37

In a specific embodiment, north bridge unit **2221** often couples to a computer memory, to the graphics accelerator **2223**, to the IDE controller, and to the host interface controller via the PCI bus. Graphics accelerator **2223** typically couples to a graphics memory **2223**, and other elements. IDE controller **2229** generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as a 643U2 PCI-to-IDE chip from CMD Technology, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, **1394**, and the like in alternative embodiments of the present invention.

The hard drive module or mass storage unit **2220** typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module **2220** includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5", is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit **2240** may also support other interfaces than IDE. Among other features, the computer system includes an ACM with security protection. The ACM connects to the console, which has at least the following elements, which should not be limiting.

- 1) Connection to input devices, e.g. keyboard or mouse;
- 2) Connection to display devices, e.g. Monitor;
- 3) Add-on means, e.g. PCI add-on slots;
- 4) Removable storage media subsystem, e.g. Floppy drive, CDROM drive;
- 5) Communication device, e.g. LAN or modem;
- 6) An interface device and connectors to ACM;
- 7) A computer module bay with a notch in the frame for ACM's lock; and
- 8) Power supply and other accessories.

As noted, the computer module bay is an opening in a peripheral console that receives the ACM. The computer module bay provides mechanical support and protection to ACM. The module bay also includes, among other elements, a variety of thermal components for heat dissipation, a frame that provides connector alignment, and a lock engagement, which secures the ACM to the console. The bay also has a printed circuit board to mount and mate the connector from the ACM to the console. The connector provides an interface between the ACM and other accessories.

FIG. **23** is a simplified block diagram **2300** of a security system for a computer module according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The block diagram **2300** has a variety of features such as those noted above, as well as others. In the present diagram, different reference numerals are used to show the operation of the present system.

The block diagram is an attached computer module **2300**. The module **2300** has a central processing unit, which communicates to a north bridge **2341**, by way of a CPU bus **2327**. The north bridge couples to main memory **2323** via memory bus **2329**. The main memory can be any suitable

38

high speed memory device or devices such as dynamic random access memory ("DRAM") integrated circuits and others. The DRAM includes at least 32 Meg. or 64 Meg. and greater of memory, but can also be less depending upon the application. Alternatively, the main memory can be coupled directly with the CPU in some embodiments. The north bridge also couples to a graphics subsystem **2315** via bus **2342**. The graphics subsystem can include a graphics accelerator, graphics memory, and other devices. Graphics subsystem transmits a video signal to an interface connector, which couples to a display, for example.

The attached computer module also includes a primary hard disk drive that serves as a main memory unit for programs and the like. The hard disk can be any suitable drive that has at least 2 GB and greater. As merely an example, the hard disk is a Marathon **2250** (2.25 GB, 2½ inch drive) product made by Seagate Corporation of Scotts Valley, but can be others. The hard disk communicates to the north bridge by way of a hard disk drive controller and bus lines **2302** and **2331**. The hard disk drive controller couples to the north bridge by way of the host PCI bus, which connects bus **2337** to the north bridge. The hard disk includes computer codes that implement a security program according to the present invention. Details of the security program are provided below.

The attached computer module also has a flash memory device **2305** with a BIOS. The flash memory device **2305** also has codes for a user password that can be stored in the device. The flash memory device generally permits the storage of such password without a substantial use of power, even when disconnected. As merely an example, the flash memory device has at least 4 Meg. or greater of memory, or 16 Meg. or greater of memory. A host interface controller **2307** communicates to the north bridge via bus **2335** and host PCI bus. The host interface controller also has a Lock control **2309**, which couples to a lock. The lock is attached to the module and has a manual override to the lock on the host interface controller in some embodiments. Host interface controller **2307** communicates to the console using bus **2311**, which couples to connection **2313**.

FIGS. **25** and **26** are tables including the pin number, symbol, signal standard and description for the pins on the peripheral and video connectors, respectively.

In a preferred embodiment, the present invention uses a password protection scheme to electronically prevent unauthorized access to the computer module. The present password protection scheme uses a combination of software, which is a portion of the security program, and a user password, which can be stored in the flash memory device **505**. By way of the flash memory device, the password does not become erased by way of power failure or the lock. The password is substantially fixed in code, which cannot be easily erased. Should the user desire to change the password, it can readily be changed by erasing the code, which is stored in flash memory and a new code (i.e., password) is written into the flash memory. An example of a flash memory device can include a Intel Flash 28F800F3 series flash, which is available in 8 Mbit and 16 Mbit designs. Other types of flash devices can also be used, however. Details of a password protection method are further explained below by way of the FIGS.

In a specific embodiment, the present invention also includes a real-time clock **510** in the ACM, but is not limited. The real-time clock can be implemented using a reference oscillator 14.31818 MHz **508** that couples to a real-time clock circuit. The real-time clock circuit can be in the host interface controller. An energy source **506** such as

US 9,703,750 B2

39

a battery can be used to keep the real-time clock circuit running even when the ACM has been removed from the console. The real-time clock can be used by a security program to perform a variety of functions. As merely an example, these functions include: (1) fixed time period in which the ACM can be used, e.g., ACM cannot be used at night; (2) programmed ACM to be used after certain date, e.g., high security procedure during owner's vacation or non use period; (3) other uses similar to a programmable time lock. Further details of the present real-time clock are described in the application listed under Ser. No. 09/183,816 noted above.

In still a further embodiment, the present invention also includes a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent "finger print" on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present password and user identification can be quite important for electronic commerce applications and the like. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program, which is described below in more detail.

In one aspect of the invention, the user password is programmable. The password can be programmable by way of the security program. The password can be stored in a flash memory device within the ACM. Accordingly, the user of the ACM and the console would need to have the user password in order to access the ACM. In the present aspect, the combination of a security program and user password can provide the user a wide variety of security functions as follows:

- 1) Auto-lock capability when ACM is inserted into CMB;
- 2) Access privilege of program and data;
- 3) Password matching for ACM removal; and
- 4) Automatic HDD lock out if tempering is detected.

In still a further embodiment, the present invention also includes a method for reading a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent "finger print" on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present method allows a third party confirm the user by way of the permanent password or user code. The present password and user identification can be quite important for

40

electronic commerce applications and the like, which verify the user code or password. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program.

The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.

While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.

While the present invention has been particularly described with respect to the illustrated embodiments, it will be appreciated that various alterations, modifications and adaptations may be made based on the present disclosure, and are intended to be within the scope of the present invention. While the invention has been described in connection with what are presently considered to be the most practical and preferred embodiments, it is to be understood that the present invention is not limited to the disclosed embodiments but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the scope of the appended claims.

What is claimed is:

1. A computer, comprising:

- an integrated central processing unit and interface controller in a single chip;
- a first Low Voltage Differential Signal (LVDS) channel directly extending from the interface controller to convey address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial bit stream, wherein the first LVDS channel comprises a first unidirectional, differential signal pair to convey data in a first direction and a second unidirectional, differential signal pair to convey data in a second, opposite direction; and
- a system memory directly coupled to the integrated central processing unit and interface controller.

2. The computer of claim 1, wherein the interface controller further comprises Phase-Locked Loop (PLL) clock circuitry capable of generating different clock frequencies; and

- wherein the interface controller configures the first LVDS channel to convey the PCI bus transaction at different data transfer rates based on the different clock frequencies generated by the PLL clock circuitry.

3. The computer of claim 2, wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

4. The computer of claim 2, further comprising a connector adapted to convey a serial bit stream of Universal Serial Bus (USB) protocol data packets in a second Low Voltage Differential Signal (LVDS) channel comprising two unidirectional, differential signal pairs that transmit data in opposite directions.

US 9,703,750 B2

41

5. A computer, comprising:
 a connector configured to couple to a console; and
 an integrated central processing unit and graphics subsystem in a single chip directly connected to a first Low Voltage Differential Signal (LVDS) channel to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form, wherein the first LVDS channel comprises a first plurality of unidirectional, differential signal pairs to convey data in a first direction and a second plurality of unidirectional, differential signal pairs to convey data in a second, opposite direction;
 wherein the integrated central processing unit and graphics subsystem directly outputs digital video display signals in a second differential signal channel.
6. The computer of claim 5, wherein the integrated central processing unit and graphics subsystem further comprises an interface controller in the single chip, and wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.
7. The computer of claim 5, wherein the computer further comprises a third LVDS channel adapted to convey Universal Serial Bus (USB) protocol data packets, and wherein the third LVDS channel comprises two unidirectional, differential signal pairs that transmit data packets in opposite directions.
8. The computer of claim 7, wherein the third LVDS channel couples to the console through the connector.
9. The computer of claim 8, wherein the console comprises a mass storage device coupled to the third LVDS channel.
10. A computer, comprising:
 an integrated central processing unit and graphics subsystem in a single chip directly coupled to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, serial bit channels communicating encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions; and
 a connector adapted to convey digital video display information from a second differential signal channel coupled directly from the integrated central processing unit and graphics subsystem; and wherein the computer couples to a console through the connector.
11. The computer of claim 10, wherein the integrated central processing unit and graphics subsystem further comprises an interface controller in the single chip, and wherein the interface controller configures the first LVDS channel with different numbers of unidirectional, differential signal pairs to convey the PCI bus transaction at different data transfer rates.
12. The computer of claim 10, wherein the second differential signal channel conveys digital video display information through Transition Minimized Differential Signaling (TMDS) signals.
13. The computer system of claim 12, wherein the console comprises a Liquid Crystal Display (LCD) configured to couple to the digital video display information through the TMDS signals and the connector.
14. A modular system, comprising:
 a computer comprising
 an integrated central processing unit and graphics subsystem in a single chip, directly connected to a first differential signal channel to convey digital video signals;

42

- a peripheral bridge directly coupled to the integrated central processing unit and graphics subsystem without any intervening Peripheral Component Interconnect (PCI) bus, comprising an interface controller directly coupled to a second Low Voltage Differential Signal (LVDS) channel comprising two sets of unidirectional, serial bit channels to communicate encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions;
- a connector adapted to convey digital video display signals from the integrated central processing unit and graphics subsystem and a serial bit stream of encoded address and data bits of a PCI bus transaction from the second LVDS channel; and
- a console, wherein the computer is adapted to couple to the console through the connector.
15. The computer of claim 14, wherein the interface controller further comprises Phase-Locked Loop (PLL) clock circuitry, and wherein the PLL clock circuitry generates different clock frequencies.
16. The computer of claim 14, wherein the interface controller configures the second LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.
17. The computer of claim 15, wherein the interface controller configures the second LVDS channel to convey the PCI bus transaction at different data transfer rates based on the different clock frequencies generated by the PLL clock circuitry.
18. A modular system, comprising:
 a computer comprising:
 a central processing unit directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, differential signal pairs transmitting data packets serially in opposite directions, wherein the data packets communicate encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form,
 a system memory directly connected to the central processing unit, and
 an interface device adapted to convey a serial bit stream of encoded address and data bits of a PCI bus transaction through a second LVDS channel comprising unidirectional, differential signal pairs; and
 a console, wherein the computer is adapted to couple to the console through the interface device.
19. The modular computer of claim 18, wherein the interface controller configures the second LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.
20. The modular computer of claim 19, wherein the interface controller further conveys digital video display signals in a third differential signal channel.
21. A computer, comprising:
 an integrated central processing unit and interface device directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, multiple, differential signal pairs transmitting encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions;

US 9,703,750 B2

43

a system memory directly connected to the central processing unit; and

a second LVDS channel coupled to a mass storage device, comprising two sets of unidirectional, differential signal pairs transmitting data serially in opposite directions, wherein the second LVDS channel is a point-to-point data communication link.

22. The computer of claim 21, wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

23. The computer of claim 22, wherein the interface controller further comprises Phase-Locked Loop (PLL) clock circuitry, and

wherein the PLL clock circuitry generates different clock frequencies, and the interface controller configures the first LVDS channel to convey the PCI bus transaction at different data transfer rates based on the different clock frequencies generated by the PLL clock circuitry.

24. A computer, comprising:

a connector configured to couple to a console;

an integrated central processing unit and graphics subsystem in a single chip directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising unidirectional, differential signal pairs to convey data in opposite direction;

a second LVDS channel coupled to the connector, adapted to convey Universal Serial Bus (USB) protocol data packets, wherein the second LVDS channel comprises two unidirectional, differential signal pairs that transmit data packets in opposite directions; and

wherein the integrated central processing unit and graphics subsystem directly outputs digital video display signals to a third differential signal channel.

25. A printed circuit board, comprising:

an integrated central processing unit and interface controller in a single chip;

a Low Voltage Differential Signal (LVDS) channel directly extending from the integrated central processing unit and interface controller to convey address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial form, wherein the LVDS channel comprises first unidirectional, multiple, differential signal line pairs to convey data in a first direction and second unidirectional, multiple, differential signal line pairs to convey data in a second, opposite direction; and

a socket for a system memory module directly coupled to the integrated central processing unit and interface controller.

26. The printed circuit board of claim 25, wherein the interface controller configures the LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

27. A printed circuit board, comprising:

an integrated central processing unit and interface controller connected directly to a Low Voltage Differential Signal (LVDS) channel to convey encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form, wherein the LVDS channel comprises a first plurality of unidirectional, differential signal line pairs to convey data in a first direction and a second plurality of unidirectional, differential signal line pairs to convey data in a second, opposite direction;

44

a connector for a mass storage unit coupled to the interface controller through the LVDS channel; and
a socket for a system memory module directly coupled to the central processing unit.

28. The printed circuit board of claim 27, wherein the interface controller configures the LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

29. A printed circuit board, comprising:

a central processing unit;

a peripheral bridge comprising an interface controller directly coupled to the central processing unit without any intervening Peripheral Component Interconnect (PCI) bus;

a low voltage differential signal (LVDS) channel directly extending from the interface controller comprising at least two serial channels of unidirectional, multiple, differential signal line pairs to convey data in opposite directions, wherein the LVDS channel conveys address bits, data bits, and byte enable information bits of a PCI bus transaction in serial form; and
a network controller coupled to the central processing unit.

30. The printed circuit board of claim 29 wherein the interface controller configures the LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

31. A computer, comprising:

an integrated central processing unit and graphics subsystem in a single chip;

a first Low Voltage Differential Signal (LVDS) channel directly extending from the integrated central processing unit and graphics subsystem to convey address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial bit stream, wherein the first LVDS channel comprises first unidirectional, multiple, differential signal pairs to convey data in a first direction and second unidirectional, multiple, differential signal pairs to convey data in a second, opposite direction; and

a system memory directly coupled to the integrated central processing unit and graphics subsystem.

32. The computer of claim 31, wherein the integrated central processing unit and graphics subsystem further comprises an interface controller in the single chip, and wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

33. The computer of claim 32, wherein the interface controller further comprises Phase-Locked Loop (PLL) clock circuitry, and

wherein the PLL clock circuitry generates different clock frequencies, and the interface controller configures the first LVDS channel to convey the PCI bus transaction at different data transfer rates based on the different clock frequencies generated by the PLL clock circuitry.

34. The computer of claim 31 further comprising a second differential signal channel directly coupled to the integrated central processing unit and graphics subsystem to convey digital video display information.

35. A computer, comprising:

a connector configured to couple to a console; and
an integrated central processing unit and graphics subsystem in a single chip directly connected to a first Low

US 9,703,750 B2

45

Voltage Differential Signal (LVDS) channel to convey encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form, wherein the first LVDS channel comprises a first plurality of unidirectional, differential signal pairs to convey data in a first direction and a second plurality of unidirectional, differential signal pairs to convey data in a second, opposite direction;

wherein the integrated central processing unit and graphics subsystem directly outputs digital video display information in a third differential signal channel conveying Transition Minimized Differential Signaling (TMDS) signals.

36. The computer of claim 35, wherein the console comprises a Liquid Crystal Display (LCD) configured to receive the digital video display information through TMDS signals and the connector.

37. The computer of claim 35, wherein the integrated central processing unit and graphics subsystem further comprises an interface controller in the single chip, and wherein the interface controller is directly connected to the first LVDS channel and configures the first LVDS channel with different numbers of unidirectional, differential signal pairs to convey the PCI bus transaction at different data transfer rates.

38. The computer of claim 37, wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

39. A computer, comprising:

an integrated central processing unit and graphics subsystem in a single chip directly coupled to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, serial bit channels communicating encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions;

a second differential signal channel directly coupled to the graphics subsystem to convey Transition Minimized Differential Signaling (TMDS) signals; and

a connector adapted to convey digital video display information from the second differential signal channel and a serial bit stream of encoded address and data bits of a PCI bus transaction;

wherein the computer couples to a console through the connector.

40. The computer of claim 39, wherein the console further comprises a mass storage device to communicate with the integrated central processing unit and graphics subsystem through the second LVDS channel and the connector.

41. The computer system of claim 39, wherein the console comprises a Liquid Crystal Display (LCD) configured to couple to the digital video display signals through TMDS signals and the connector.

42. A modular system, comprising:

a computer comprising:

an integrated central processing unit and graphics subsystem in a single chip directly coupled to a first Low Voltage Differential Signal (LVDS) channel conveying Transition Minimized Differential Signaling (TMDS) signals with digital video display information;

a peripheral bridge directly coupled to the integrated central processing unit and graphics subsystem, comprising an interface controller directly coupled to a second LVDS channel comprising two sets of unidirectional, serial bit channels to communicate

46

encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions;

a connector adapted to convey the digital video display information from the first LVDS channel; and

a console, wherein the computer is adapted to couple to the console through the connector.

43. The computer of claim 42, wherein the console further comprises a Liquid Crystal Display (LCD) configured to couple to the TMDS signals through the connector.

44. A computer, comprising:

a central processing unit directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of multiple, unidirectional, differential signal pairs transmitting data packets serially in opposite directions, wherein the data packets communicate encoded address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form,

a system memory directly connected to the central processing unit, and

a connector adapted to convey digital video display signals through a second differential signal channel to a console.

45. The computer of claim 44, wherein the central processing unit further comprises an interface controller and Phase-Locked Loop (PLL) clock circuitry in a single chip; and

wherein the PLL clock circuitry generates different clock frequencies, and the interface controller is directly connected to the first LVDS channel and configures the first LVDS channel to convey the PCI bus transaction at different data transfer rates based on the different clock frequencies generated by the PLL clock circuitry.

46. A computer, comprising:

a central processing unit directly connected to a first Low Voltage Differential Signal (LVDS) channel comprising at least two sets of unidirectional, multiple, differential signal pairs transmitting encoded address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in serial form in opposite directions;

a system memory directly connected to the central processing unit;

a mass storage device coupled to the central processing unit; and

a second LVDS channel comprising two sets of unidirectional, differential signal pairs transmitting data serially in opposite directions, wherein the second LVDS channel is a point-to-point data communication link to convey Universal Serial Bus (USB) protocol data packets.

47. The computer of claim 46, wherein the central processing unit further comprises an interface device; and

wherein the interface controller configures the first LVDS channel with different numbers of unidirectional differential signal pairs to convey the PCI bus transaction at different data transfer rates.

48. A computer system, comprising:

a computer with

a connector configurable for external peripheral communication;

an integrated central processing unit and graphics subsystem in a single chip;

a first Low Voltage Differential Signal (LVDS) channel comprising first unidirectional, differential signal pair to convey data in a first direction and second

US 9,703,750 B2

47

48

unidirectional, differential signal pair to convey data
in a second, opposite direction;
wherein the graphics subsystem directly outputs digital
video display data to a third unidirectional, differential
signal pair channel; and

wherein the first LVDS channel conveys Universal Serial
Bus (USB) protocol through the connector to the con-
sole.

49. The computer system of claim **48**, wherein the con-
nector conveys the digital video display data through a
fourth unidirectional, differential signal pair channel.

50. A method of improving external peripheral data com-
munication of a computer, comprising:

obtaining an integrated Central Processing Unit (CPU)
and graphics controller in a single chip;

connecting a first unidirectional, differential signal pair
channel directly to the integrated CPU and graphics
controller to output digital video data;

providing a connector for external peripheral data com-
munication of the computer; and

providing a Low Voltage Differential Signal (LVDS)
channel to convey Universal Serial Bus (USB) protocol
through the connector, the first LVDS channel com-
prising two unidirectional, serial bit channels that trans-
mit data in opposite directions.

51. The method of claim **50** further comprising
conveying Transition Minimized Differential Signaling
(TMDS) signals through the first unidirectional, differ-
ential signal pair channel, and conveying the digital
video data through the connector.

* * * * *